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INTRODUCTION TO THE INTERACTIVE GRAPHICS MUSIC SYSTEM 
The field of electronic music has advanced enormously in the past few 
years, closely tracking the advances in microelectronics technology. What 
used to be available only to those with a main frame computer account ten 
years ago is now commercially available to anyone. An excellent example of 
this is the so-called musical s)nthesizer. A commercially available, low 
priced synthesizer can perform operations that were thought to be impracti-
cal ten years ago due to massive computing requirements. 
The field of electronic music can be divided roughly into two major 
areas, or tasks [1]. The first is the actual creation of sound. This 
includes all of the different algorithms, such as frequency s)nthesis, 
linear predictive coding, Fourier synthesis and so on. The musical synthe-
sizer example cited previously shows an advance in this area. The second 
task deals with controlling the sound to play an actual piece of music as 
desired by the user. This has been called many different things, from music 
lallodUage to preprocessor to user interface [2]. Since this thesis is an 
implementation of the second task, a brief introduction of it along with an 
account of its history is in order. 
In the early days of electronic music, a composer had to submit a file 
containing the musical information and wait until the computer processed 
the information and then finally played it. Such a process often took a 
long time and created an unnecessary delay in the composition feedback [3]. 
It is quite possible for the composer to lose his original ideas due to 
this delay. Also, the earlier systems used the ASCII code of data represen-
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t~tion as a mear.s for music input. This is fine from the computer program-
mer's point of view because ASCII data can be easily manipulated and 
stored, but it meant that the composer had to learn the coding for the 
particular system. This, again, may distract the composer from e~~ressing 
his creative ideas. E."xamples of early computer music languages that used 
ASCII data input include :'-IUSTRAN by Jerome Wenker [ 4] and DAR"IS by Stefan 
Bauer-~engelberg [5]. Deficiencies of these systems were later offset by 
i nc orporating them into a larger system that included a better user inter-
face, such as the Indiana University Computer :Iusic System (Il'QIS) ••hich 
uses :JCSTRAX . This system translated input from the user, including key-
p; .mc h, organ keyboard, and digitizer tablet, into :'-1L'S1R.\.\i source c ode, 
\,·l: l c h, 1n turn, t•'aS translated into other forms of data for playing the 
r:1usic [6]. The n;c-IS, in its original form, was a complete music com-
pos j tion environment in the sense that it could compose, analyze, print and 
::;:.Ttthesize music. Hot.~ever, it w-as limited to one voice per staff, which 
exc h.:ded some forms of music such as a piano transcription. 
One of the significant contributions of the IC~IS is the addition of 
; r aphks as a means for user input. With graphics, it is possible to enter 
a nd edit music in modern musical notation. This is the familiar staff and 
not e head type notation used to transcribe most of the t.:estern music today. 
OE a ll the different input methods available for a computer music system, 
Lhis i s perhaps the best method for a musician. After all, it has .endured 
~.he test of time for some 300 years. Also, as Gardner Read puts it in his 
bo c,k, :·lusi c ~:otati on, ":·lusic notation is the ·;isual manifestation of the 
i.:Jte r-r •~la.ted properties of musical sound-pitch, intensity, time, timbre, 
ar.d puce." Hot-:ever, the idea of using graphical input for computer music is 
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not ne~.-. Such systems t.:ere used as early as 1970, according to \\illiam 
Reeves, et al. [3]. 
The use of graphics incorporating modern music notation as a means for 
computer music input has its difficulties [7]. The source of the problems 
is in the modern music notation itself. The art of transcription, or nota-
ting music, is indeed an art. It takes complete understanding of not only 
all of the rules governing the notation, but the intentions of the composer 
as ~>·:ell. There are a large number of rules and corresponding exceptions for 
nor-ating music. h'orse yet, some rules are not rules at all, but rather 
"·:;uggestions." [ 8] An accurate and complete computer music system using 
~hi3 me thod of notation must be able to mru{e decisions on its oh~ and under 
L<u:un guid.:.·mce t.:hile transcribing. Present systems that use this method of 
no ~a~ion use concepts in artificial intellegence to mru{e these decisions. 
From a musician's point of view, the most desirable music system h·ould 
lm•:e the following characteristics: 
1 . .-\n easy to use machine-human interface; 
2. Complete control over all aspects of music. This 1ncludes the \'arious 
methods o f sound s:mthesis; 
3. Fast aural feedback of the composition; 
+. Easily upgradable to accommodate the latest equipment. 
~here has to be some kind of tradeoff between one and t~'o above, since the 
more parameters to control means more commands to learn o r more things to 
d.isplay on a graphic screen. The earlier systems were able to offer limited 
combi~at icns of the above characteristics. ~or example, the I~~ offered 
~he first three features but has not easily upgradable. For each net.: S)TI-
t hesizer added to the system, a ne~" translation progr:::un had to be '-Titten. 
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A block diagram of the IUMCS, as taken from a paper published by Indiana 
L'ni versi ty, is shown in Figure 1. 1. Their solution for making a complete 
music composition environment by integrating various data structures and 
translating programs is graphically depicted here. This is characteristic 
of the systems of this era due to lack of a standard data structure, or 
protocol. 
MoNODY 
KEYPUNCH ~ALYSIS ROGRAHS 
! r GRIN ~ROSS ____. NALYSIS 
MUST RAN MUST RAN / ROGRAMS ORGAN 
-+ TRANSLATOR KEYBOARD ~ IN~ERNAL SOURCE 
CODE ORM ~ i I 
CuRBoR-AND-TABLET PRFORt1 SMIRK 
IGITIZER ~ ! 
HUSIC V SMUT 
Figure 1.1 Block diagram of the IUMCS 
The phrase "interactive music system" is often used in describing 
computer music systems. Different authors have used this phrase to mean 
different things. Most of them use this phrase to describe a computer music 
system with the four characteristics cited previously [3], while some use 
it to describe a system that actually makes decisions related to the 
musical structure of the composition itself [9]. In the context of this 
t hesis, the phrase will take on the former meaning, i.e., a computer music 
sys t em that posesses the four characteristics listed previously. 
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The recent introduction of a protocol named MIDI, musical instrt.mlent 
digital interface, revolutionized the electronic music industry by creating 
a standard for interfacing various equipnent. Thus, special interfaces or 
translating programs became unnecessary to accommodate the latest in sound 
synthesis gear. A music system using MIDI as a means to control the synthe-
sizers can be upgraded as easily as purchasing new synthesis equipnent. 
Although MIDI was originally proposed by Sequencia! Circuits in 1983 to 
interconnect their synthesizers, it was rapidly accepted as the industry 
standard. Host of the ne~.; synthesizers after the MIDI standard came 
equipped with the interface. Some of the older synthesizers and even uni-
versity level music systems have adapted their equipment for ~ITDI, e.g., 
Fairlight ~ synthesizer, and the Interactive Music System at Computer-
based Education Research La.borabory at University of Illinois. MIDI, 
coupled with the drastic increase in personal computer usage of late, have 
made computer music systems available to virtually anyone. A detailed 
description of MIDI can be fotmd in a document released by MIDI 
:anufacturers Association [10]. 
Since the introduction of ~IDI, many companies have released products 
using it as a basis for a computer music system. Most of these products are 
soft'hare packages that run on personal computers, while some are dedicated 
hardware-software packages. However, usage of most of these products re-
quires previous knowledge of ~DI, which, in the context of this thesis, 
can be viewed as another music language. Thus they do not qualify as true 
interactive music systems. Of these, only the more expensive equipment is 
capable of creating an interactive environment, such as the Fairlight CMI 
[11]. However, with the increasing computing power to cost ratio of micro-
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computers, more and more software packages are turning up in the industry 
that trute advantage of the situation. 
1.1 The ADSL Interactive Graphics Music System 
The advanced digital systems laboratory (ADSL), headed by Dr. Ricardo 
Uribe, is a place where microcomputer applications to various disciplines 
are researched. The interactive graphics music system ( IGMS) is an ADSL 
based project that has been in development for one year with the purpose of 
realizing an interactive music environment in and for a teaching labora-
tory. It uses a small network of microcomputers and achieves the goal by 
dividing the task among the processors. It is mcx:iular in construction, both 
i n software and hardware, such that expansion is straightforward. The 
goals or features of the finished system are 
1. To provide means for music composition using pseudomodern notation: This 
implies that some kind of advanced graphical display capabilities is 
needed. The pseudomcx:iern notation is a notation developed for this 
thesis and is a compromise between the mcx:iern notation and the player 
piano type of notation. A player piano type of notation refers to that 
of the scrolls used in player pianos that have slots representing the 
notes. This new notation eliminates many of the problems associated with 
using mcx:iern music notation in computer music systems. 
2. To provide real time recording of music: This captures the music as 
played by the user in real time. This facilitates an easy way to input 
information to the system. 
3. To provide complete control over all aspects of music prcx:iuction: This 
includes not only the timbre variations of a sound, but also outboard 
effects. An outboard effect is a term used to describe audio processors 
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such as digital delays, reverb units, mixers and general signal pro-
cessors. 
In summary, the goal of this thesis is twofold. First, to provide a 
sound base for an interactive music environment, both in hardware and in 
software. Second, to create an opportunity for undergraduate students to 
~ork on \.:arious parts of the project, so that they can learn about micro-
processor applications while making a contribution to the interactive music 





2.1 Overall Architecture 
The ADSL IGMS consists of five main components as shown in Figure 2.1. 















Figure 2.1 Block diagram of the IGMS 
The keyboard is a piano type keyboard with a full piano range (88 
keys) and is used for real time user input. This keyboard was built in ADSL 
in 1985 as a part of the Programmable Sound Synthesis System (PSSSl. Since 
it was not originally NIDI compatible, an interface was built to turn it 
into a MIDI keyboard. The keyboard is not velocity sensitive at the moment, 
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but it may be retrofitted later, or be replaced by a velocity sensitive 
keyboard. Velocity sensitivity of a keyboard is the abilty to sense how 
fast the key is struck. A synthesizer can use this information to control 
certain parameters of the music being played, e.g., loudness. This keyboard 
serves as the primary input device to the system. Although the block dia-
gram of the IGNS shows only one keyboard, the system is capable of 
supporting two keyboards. This means that upon addition of a second key-
board, the system will be able to record from two separate sources. This is 
a rare feature not found in most other music systems. 
There are many devices that fall into the category of MIDI instru-
~ents. Of these, the most common and the most important are the synthe-
sizers, the primary source of the actual sounds of the system. In general, 
any device that supports MIDI protocol can be hooked up here, from digital 
delays to :'liD I event recorders. In the current configuration of I<£15, there 
are b.;o synthesizers in this block. One of them is a commercial FM 
SJ-nthesizer, a Yamaha FB-01. It is an eight voice polyphonic rack mounted 
s~nthesizer capable of creating complex voices with four digital oscill-
a tors per voice. The second is a synthesizer developed in the lab called 
PSSS, a wave table synthesizer, with modifications to accept MIDI data. 
However, due to the limited number of different timbres available, the PSSS 
is not used as much as the FB-01. Theoretically, up to 80 synthesizers can 
be controlled by the I<£15 simultaneously. 
The system interacts with the user via the Tektronics ~107 color 
graphics tenninal. All of the operations of the IG1S can be controlled from 
this terminal. It has 4096 by 4096 virtual graphics address space and 640 
by 480 pixels with sixteen colors, providing the needed high resolution 
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graphics to the system. Also, the terminal accepts high level graphics 
commands to relieve the CPU of low level processing. This is very important 
in designing the computer unit because it relaxes the computer's processing 
power requirement. It also has a graphics input device similar to a mouse 
that is used to point on the screen. 
The Zenith PC compatible computer with a hard disk is used for the 
purpose of mass storage. This allows the user to store the music created 
into a nonvolatile medium. It is connected to the computer unit via a fully 
parallel interface and runs a dedicated program for file transfer. using a 
PC here also reduces the required hardware for the computer unit. Without 
it, a hard disk system would have to be built from scratch. Furthennore, 
since there is a dedicated data channel between the computer unit and the 
PC, it is possible to assign an intelligent task to the PC and share the 
processing. 
The module in the middle, simply called the computer unit for now, is 
the brain of the system and controls every process. This is the part that 
1-as designed and implemented, whereas the other components had, for the 
most part, already existed in the lab. Although the IGMS consists of all 
the components sho~n and the integration of these parts into an environment 
is a vital part of this project, the description that follo~~ will concen-
t rate on the computer module. 
2.2 The Computer Unit Overview 
The computer unit can be conceptually divided into five submodules. 












__ I __ 
Coomon 
Memory 
Figure 2.2 Logical block diagram of the computer unit 
There are four logical processing units, each corresponding to a 
specific task, sharing one bus and one memory unit. The processing units 
are organized in a hierarchical fashion tvi th one supervisor. In 
i mplementing the block diagram shown in Figure 2.2, some of the logical 
processing units can be combined to give a simpler architecture without 
losing hardware modularity and perfo.nnance. A mapping of logical processing 
units into two physical processing units also gives a better processor 
utilization ratio since both modules are kept busy most of the time, 
whereas the four logical processing unit scheme would have had more idle 
processing units at any given moment. This new scheme is shown as a block 
diagram in Figure 4. From a logical point of view, this is the same as the 
block diagram sho"hn in Figure 2. 2. The partitioning of some processing 
units is now done in soft"h~e. 
As shown in Figure 2.3, the former supervisor and graphics controller 
logical processing units have been combined to form the supervisor/graphics 
controller unit, or SGU. The MIDI controller and mass storage controller 
have been combined to form the MIDI controller/Mass storage controller 
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unit, or l\ICMSU. As before, the corranon memory unit is present. The box or 
module sho~n as optional modules can be any device that conforms to the 
system interface protocol. Thus the system can expand at any time by 







































Figure 2.3 Block diagram of the computer unit 
The system is implemented on Intel's Multibus, for several reasons. 
First, using a standard bus makes it possible to use immediately hundreds 
of commercially available products. Second, the bus protocol has already 
been established. However, using a predefined, general purpose bus also 
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means that some compromises between performance and cost may have to be 
made in interfacing. Thus slight modifications were made to the bus proto-
col and to the backplane pin out to best accommodate the system, while 
keeping compatibility with most of the peripherals of Multibus. Another 
distinct advantage gained from using a standard bus protocol of anykind is 
that the system can be expanded easily. Thus more modules can be added 
later to enhance the system, e.g., a generalized signal processor. The 
modified Multibus protocol allows up to eight slave processing units. At 
this point, the individual modules of the computer unit can be described in 
more detail. 
2.2.1 SGU overview 
As shown previously, the architecture of IGMS has a hierarchy of 
processing units and this is the top level unit. All the high level manage-
ment taslts, along with the graphics terminal control tasks, are performed 
by this unit. It is a Mul tibus single board computer based on the Motorola 
~68000 processor running at 8 MHz. Two RS-232 serial ports allow interface 
to the Tektronics 4107 graphics terminal as well as to an external pointing 
device, such as a mouse, or a digitizer tablet. It is the responsibility of 
this unit to give commands to the rest of the system, in particular the 
slave processors on the Multibus, and to coordinate all processes. The 
slave processors are equipped with an 8 bit command register that the SGU 
can write to, but the majority of the information is exchanged via global 
variables in the common memory. 
2.2.2 MCMSU overview 
Although this unit has been described as a slave processor in the IGMS 
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architecture, it can act as both Multibus slave and master. For certain 
processes this unit will grab the ~rultibus mastership and control other 
slave modules and common memory. The ~tibus mastership should not be 
confused with the overall mastership. The Multibus mastership refers to 
taking over the address and control lines of the Nultibus and accessing 
other peripherals on the bus. This mastership is shared by all the 
processing units. The overall mastership is confined to only one unit 
(SGl') and allows it to stop any process on the bus and to issue commands 
that initiate the exchange of Multibus mastership in the first place. In 
some '1-.ays this bus arbitration scheme is similar to the Mul tibus parallel 
priority resolution scheme. 
There are two modes of operation for this unit, ~tibus slave mode 
and ~rultibus master mode. In slave mode, it runs tasks that do not require 
t he ~rultibus mastership. This unit is equipped with enough local memory to 
carry out many tasks without gaining mastership. In master mode, it gains 
control of the Multibus and runs the tasks that require mastership. It then 
has control over all the other slave processors and peripherals on the bus. 
The required tasks of this unit are: to control the six ~IDI ports on 
board, and to set up the link to the PC and exchange files. This unit is 
also a ~otorola ~~68000 microprocessor based computer residing on two 
boards. From a board level architecture point of view, this unit is very 
similar to the SGU, as will be shown in Chapter 3. With careful task 





This chapter describes the hard~.m.re of the computer unit and its 
interface to the Zenith PC. As discussed previously, the computer unit is 
implemented on Multibus consisting of two processing units, the SGU and the 
l'-lCMSU. The SGU is a single board computer while the MCMSU unit is on two 
separate boards, the MCMSU and the Ma-!SU I/0 board. The NCMSU board has the 
CR', memory, multibus interface and supporting logic, and the NCMSU I/0 
board has the PC parallel interface and the MIDI ports. The common memory 
board, the third and nonprocessing module of the computer unit, is a 128K 
fast access memory board that is capable of 4 megab~~es per second 
read/w-rite transfers. The last piece of hard-w-are is an interface board for 
the Zenith PC that sets up a full duplex eight bit parallel channel between 
the PC and the IGMS. 
Although the computer unit has been designed with a specific appli-
cation in mind, it is entirely possible to use it r"or a different task. 
This is because there are enough general purpose components for it to 
function as a general purpose computer. Any task that could benefit from 
the use of a tightly coupled two processor system would do well here. This 
application can be extended to the overall architecture of one master 
processor and several slave processors. It is for this reason that the 
computer unit is presented by hardware/software distinction rather than by 
modular distinction. 
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3.1 SGU Hardware 
As stated previously, the SGU is responsible for controlling the slave 
processing modules on the ~rultibus as well as the Tektronics graphics 
terminal. A functional block diagram of this unit is shown in Figure 3. 1 . 
As can be seen from this diagram, the SGU consists of four sections. They 
are: CPU, memory, multibus interface, and serial port. Its architecture is 







Figure 3.1 Block diagram of the SGU 
In describing the function and the actual circuitry of each of these 
sections, the schematic diagrams of Appendix A will be referred to from 
time to time. wbenever a reference is made, the reader should look up the 
corresponding diagram in the appendix. The references are usually in the 
fonn of Uxx where xx is a number, and point to a chip in a particular 
c ircuit. 
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3.1.1 CPU section of the SGU 
This section contains the microprocessor and supporting logic to 
control the rest of SGU. It consists of four parts as shown in the block 
diagram of Figure 3.2. They are: CPU, or the microprocessor, control signal 










Figure 3.2 Block diagram of the SGU CPU section 
The microprocessor used in SGU (and also in rvv.1SU) is the Motorola 
MC68000L8. This is the 16 bit version of the Motorola M68000 family, and 
provides many useful features for this application such as: 
1. Large direct addressing capability: The MC68000 has the largest direct 
addressing capability (16 Megabytes) without segmentation of any 16 bit 
microprocessor commercially available today. This is important for 
handling large data streams in real time, as required b;.- a ~IDI record 
operation. 
18 
2. Memory mapping of peripherals: this provides flexibility in software as 
peripherals can be treated as memory locations. 
3. Complex addressing modes: MC68000 supp::>rts many addressing modes not 
found in other processors that are ideally suited for data movement 
operations, the most frequently used type of operation in IGMS. 
A complete description of this microprocessor can be found in a document 
released by Motorola [12]. The discussion that follows assumes that the 
reader has read this document or is referring to it. The complete schematic 
diagram for the SGU CPU section is given in Figure A.l. 
3.1.1.1 Control signal generator 
The MC68000 has five sets of control signals divided according to 
their function. They are: asynchronous bus control, bus arbitration con-
trol, interrupt control, system control, and M6800 peripheral control. The 
control signal generator manipulates the bus control signals so that they 
are in readily usable form. The rest of the control signals are handled by 
the exception signal generator. There are seven output signals from this 
circuit, BHEN\,R\/W,RD\,Wf\,DS,AS, and IACK\. These are generated using 
simple logic gates consisting of U25,U26,U27, and U28. The slash in these 
signal names refers to their negative logic nature, i.e., active low, and 
is a convention used here throughout. 
1. BHEN\: This signal indicates to the peripherals that the MC68000 is 
undergoing a word wide bus cycle. It is mainly used for the ~lultibus 
interface logic. 
2. R/W\ , AS: These are simply the corresp::>nding signals of the MC68000 
inverted and are used by many peripherals. 
3. RD\,Wf\: These are used to interface to Intel type peripherals. \o.'henever 
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these are active, the processor is in either a valid read cycle or a 
write cycle with stable address lines. 
4. DS: This signal indicates that either LDS\ or UDS\ is asserted, meaning 
that some kind of bus activity is going on. It is used by the Multibus 
interface logic to insert a wait state into the processor bus cycle. 
5. IACK\: This identifies the current bus cycle as an interrupt vector 
acquisition cycle. It is used by the decoder to prevent the peripheral 
devices from falsely responding to an interrupt vector acquisition 
cycle, and by the interrupt acknowledge signal generator. 
All the gates used in this circuit are F series TTL, for minimum 
propagation delays. Using any other family of TTL that is slower than the F 
series will cause the worst case timing relationships to fail. This will be 
shmm later in a timing diagram. 
3.1.1.2 Address decoder/DTACK generator 
The function of the address decoder/DTACK generator circuit is two-
fold: first, decode the addresses generated by the MC68000, activating 
various select lines, then multiplex the acknowledge signals from various 
sources into one line known as DTACK\. This is accomplished with two chips, 
a 3 to 8 decoder and an 8 to 1 multiplexer. The address space of the 
~68000 is divided into eight regions of two megabytes each. This effec-
tively maps (redundantly) each device several times in its address space. 
The resulting memory map is shown in Table 3.1. This table sho"s all 
possible locations ''here that particular device can be accessed, and thus 
is called a physical memory map. The corresponding select signals are also 
shown in this table. 
• 
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Table 3.1 Physical memory map for SGU 
Memory Locations Device(s) Signal 
0 - 1FFFFF E:PRa-1 Ra'iEN\ 
200000 - 3FFFFF RAM RA'1EN\ 
400000 - 5FFFFF not used 
600000 - 7FFFFF Multi bus Ml'BS\ 
800000 - 9FFFFF DUART Registers DUART\ 
The DUART, or dual asynchronous receiver/transmitter is the device 
that is used for the serial ports, and will be discussed later in detail. 
The deccxier, consisting of one 74F138 (U23l 3 to 8 deccxier, generates all 
of the above signals by decoding the upper address lines A21,A22,A23 and 
A24. The decoder chip is strobed by the address strobe (AS\) and the 
interrupt aclmowledge (IACK\) so that the output signals are valid only 
when the MC68000 is making a valid memory reference. The IACI\\ strobe 
effectively disables the output ~nen the :VlC68000 is in an interrupt vector 
fetch cycle. 
The DTACK\ gathering circuit consists of one 74F151 (U24l 8 to 1 
multiplexer. It is also strobed by the address strobe (AS\) to force DTACI\\ 
high as soon as the address strobe is negated. The use of a multiplexer 
here as opposed to a ~\iD gate has the advantage of locking out false 
acknowledge signals, should they occur. Also, for the devices that use 
synchronous bus cycles, i.e., those devices that assert the ackowledge 
signal synchronized with the system clock, only one such acknowledge cir-
cuit 1s needed. This issue is discussed in more detail under the memory 
section description. 
3.1.1.3 Exception signal generator 
The exception signal generator is responsible for handling the re-
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maining f our sets of control signals of the ~~68000. These signals include 
BG\, BGAQ{\, BERR\, HALT\, RESET\, IPLO\, IPLl\, and IPL2\. 
The first two lines control the bus arbitration of the MC68000. This 
bus is not to be confused with the Mul tibus. These lines allow other 
devices to access the peripheral devices connected to the MC68000 by taking 
over the address, data, and control lines. An example of operations that 
require the bus is a DMA tranfer, where the D~~ controlling device accesses 
the memory directly. Since the SGU has no need for such devices, these 
control lines are unused and are tied to inactive logic levels. Thus BG\ 
and BG~O~\ are both pulled high. 
The third signal, BERR\ is used to indicate to the MC68000 that a bus 
en.·or has occurred. There is a watchdog timer on the address strobe that 
times out ~-.nen the addressed device fails to respond within a certain 
per i od of time. The output of this timer drives the BERR\ signal on the 
:~68000 to initiate a bus error exception routine. The timer consists of 
s ix D t~ype flip flops (lJ21) in series that are clocked by the E clock of 
t he MC68000 ( t he period of the E clock is one tenth that of the s ystem 
c l ock), and are asynchronously reset by the address strobe. Thus, when the 
address strobe stays asserted for more than sixty clock cycles, (the ad-
dress strobe is negated only after DTACK\ has been received) the BERR\ 
signal is asserted. Such errors occur when the processor is trying to 
access a non existent device, and usually indicate a bug in the soft~-.~re. 
The next two, HALT\ and RESET\ are used to halt and reset the :~68000, 
r espectively. These signals are bidirectional in nature, and must be 
t reated as such. Since there is no reset on power up circuit, the ~~68000 
must be reset manually after power up. These signals are effectively 
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connected to the RESET switch on the Multibus card cage. The internal reset 
circuitry of the MC68000 calls for both HALT\ and RESET\ to be asserted 
together to completely reset itself. Thus the INIT\ (this is the RESET 
switch on the card cage designated as such to avoid confusion) drives both 
HALT\ and RESET\. However, when executing the RESET instruction, which the 
MC68000 uses to reset every peripheral connected to it, it pulls RESET\ 
line low. Thus HALT\ and RESET\ must be separated, othe:n.;ise the processor 
tdll halt itself. Lil~ewise, when conditions are right, and the processor 
goes into the halt state, the HALT\ line is pulled low as an indication. 
Tne refore the R<\LT\ and RESET\ are separated from each other, even though 
they are dri \·en by the same source. 
The last three signals control the interrupt structure of the ~~68000. 
The logic levels on these lines indicate an encoded value of the interrupt 
priority, from one to seven, with seven being the highest and nonmaskable . 
There are only two sources of interrupts in the SGU, level three and level 
se\·en. The level seven interrupt is used to abort the current process and 
is used mainly for debugging user software. Since it is an ~~I (nonmaskable 
i nterrupt), it is guaranteed to be recognized by the :-te68000. This uses an 
aut ovectored interrupt, while the other interrupt, sourced by the DCART 
chip, uses a vectored type interrupt. An eight to three priority encoder, 
74148 (V3) is used to drive the encoded signals IPLO\ through IPL2\. The 
inputs to this encoder come from the DVART and a simple debouncer circui t 
connected to a switch. Additional l ogic is needed to decode the leve l of 
interrupt recognized by the processor to signal to the DU~ and initiate a 
\·ector f e t ch cycle, and to signal to the processor that an autovec tored 
interrupt is to be used for the abort switch. This circuit is sho~n i n 
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Fl~~re 3.3. The MC68000 puts en its lo~er address lines (Al - A3) the level 
of interrupt being recognized, so that when A3 is asserted, the abort 





Putting DUART interrupt level at three allows this simple 
~DUlAC.\( 
Figure 3.3 SGU interrupt acknowledge circuit 
3.1.2 Memory section of the SGU 
The SGU memory section (Figure A.2) consists of both read only and 
ramdom access memory. In order to simplify the interface logic as \..;ell as 
to speed up the memory access cycle, static RA:"l chips are used. The memory 
section of the SGU can be divided into three subsections: the memory baru{s, 
control logic, and DTACK logic. 
3.1.2.1 Memory banks 
The actual memory consists of three banks of sixteen bit Hide memory . 
~·luch care has been taken to make the memory configuration flexible. Bani~ A 
consists of L'30 and U31 and is dedicated to be page zero memory , or memor:.-
where the processor boots from. Thus it is restricted to read onl:--- memor y . 
Bank B consists of U34 and U35, and can be either EPR0:'-1 or RA"I, selectable 
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via jumpers. Bank C consists of U38 and U39 and is strictly RA"1. The 
industry standard pinouts of memory chips allows expandir.g the memory 
capacity by simply changing jumpers and installing higher density memory 
chips. Bank A will supJXJrt from 16K by 8 (Intel 27128) chips to 64K by 8 
(Intel 27256) chips, giving effective read only memory sizes from 32K by 8 
to 128K by 8. Bank B can supJXJrt the same as bank A plus 8K by 8 (Hitachi 
ffi-16264) static RA."'l chips. Bank C can supJXJrt 8K by 8 static RA"1 chips or 
32K by 8 (Toshiba TC55257) static ~1 chips. However, since the addition of 
this ~apability to accept 32K by 8 chips came after the SGU had been 
designed, there is a restriction: if Bank C is populated with 32K by 8 
chips, Ban!;: B must be used with EPRCfvls. As of this writing, the SGt.' is 
populated with 27128 EPROMs in Bank A, 6264 RA~ in Banks B and C. 
3.1.2.2 Memory control logic 
This subsection generates the appropriate signals to control the 
memory chips. For the RAM, the main function is to split the R.A!"!E.'J\ signal 
into two separate signals using LDS\ and UDS\, so that the correct b~~e is 
addressed. In the event two banks of EPROM are used, the controlling logic 
of the EPROM section has the additional function of decoding the upper 
address lines to determine which bank is being addressed. Posi th·e OR gates 
are used to achieve this function, and in addition, F series chips are used 
to gain speed. This logic consists of U28,U29,u32, and U33. 
3.1.2.3 Memory DTACK logic 
As mentioned before, the memory block uses synchronous DTACK\. S:r-n-
chronous DTACK\ means the DTACK\ signal is generated relative to the clod~ 
and not relative to the strobes. This also implies that the device response 
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time is fixed. The select lines R~.I:E:J\ and R.ClvlR\\ are OR'd to drive a 
s)nchronous DTACK generation circuit shown helm• in Figure 3. -t. By adding 
more flip flops, the DTACK can be delayed, thereby inserting \vait states in 
tl1e ~~68000 bus cycle. The actUal DTACK circuit for the memory has t~o flip 
flops and the output is jumper selectable to allow for slower memory chips. 
As will be evident later in an overall bus cycle timing diagram, any memory 
chip that has access time greater than than 200 ns will require a ~~it 
state. The R(»~\ signal is gated with RD\ signal before going into the 
s~nchronous DTAO~ generator so that a bus error will result wnen the pro-
cessor attempts to write to ~~. 
Inpu..t ~ ~ ~ D u.r>..JI---..,.......-l D Qt-----t DTAc K ( I L.VO • r stoJe) 
>-------i~ Q_ S)Sc_LK 
DTAC.I:::. (No \M:l t Sto..~~) 
Figure 3.4 Synchronous DTACK generator 
3.1.2.4 SGU memory block configuration 
There are twenty-t~o jumpers on the SGV board that configure the 
memory according to the chips that are installed. This offers flex ibilit~-
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in system memory requirements. These jumpers are located near the memory 
chips and are organized as two banks of eleven jumpers each. Their exact 
location on the board is shown in the Appendix in the component layout 
diagram. Table 3. 2 show'S the jumpers and their functions. The jumpers J 1 
and J2 are presented here in groups. At least one must be selected in a 
group. As an example, here are two configurations. 
Configuration A: 27128 in Bank A, and 27128 in Bank B (Bank C is alh·ays 
RA'1) 
J1: 3,4,7,8,10 
J2 : 1 1 5 1 6 1 8 1 11 


















27512 in Bank A 
27256 in Bank A 
27128 in Bank A 
3.2 SGU 
200ns or less EP00'1s 
over 200ns EPROMs 
27512 or 27256 in Bank A 
21128 in Bank A 
27128 or 27256 in Banl{ A 
27512 in Bank A 
EPR:CM in Bank B 
R;\).'1 in Bank B 
memory jumper settings 
J2 Function 
1 27128 in Bank B 
2 27256 or 27512 in Bank B 
3 RA"1 in Bank B 
4 RAM in Bank B 
5 EPRa1 in Bank B 
6 EPRCM in Bank B 
7 RAi"l in Bank B 
8 27128 or 27256 in Banl{ B 
9 27512 in Bank B 
10 RA"1 in Banl{ B 
11 EPR.a-1 in Ba!'.k B 
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3.1.3 Serial port section of the SGU 
The serial port section (Figure A.3) of t he SGU consists of a ~otorola 
68681 DUART chip and various logic to interface it to the ~~68000 and t o 
the RS232. The 68681 DUART chip is a versatile device that has two serial 
ports built in with baud rate generators, a fourteen bit parallel I/0 port, 
and a timer. Currently , only the timer of the DCART is not being used by 
the SGU. The two serial ports are used to communicate to the required two 
serial devices; the parallel port is used to select the default baud rate 
for one of the serial ports as well as to monitor and drive some of the 
signals of the ~ltibus. 
There are sixteen addressable registers in the DUART located consec-
utively on odd addresses from the base address. This is because the DL'ART 
supports only eight bit data transfers using data bits DO through D7, 
,.;hi ch, to the MC68000, appear as odd addresses. As sho"t-.n in a previous 
section, the base address of the DUART is at 800000H. Thus, the first 
register is located at 800001H, second at 800003H, third at 800005H, and so 
on. Interfacing to the ~~68000 is very straightfo~~rd, since that is t he 
t a rget processor this chi p was designed for. The DUART chip provides t he 
DTACK\ thus no additional logic is required for it. In order to reduce chip 
count, the chip select signal, DU~\, is not qualified with the LOS\. This 
means that the chip wi ll respond to read/write cycles on even addresses, 
i . e ., return a DTACK\, even though no valid transfer has really tru{en 
place. This is not a problem if the driving program issues Yalid addresses. 
Table 3.3 shows the regi sters of the DU~ and the corresponding addresses. 
It shoul d be noted that some of the addresses do not exist, and t...Titing to 
t.hem is fatal (reading is nondestructive). 
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Table 3.3 DUART registers 
Address Short Name Register Full Name Attribute 
800001 MRA Mode Register A R/W 
800003 SRA Status Register A R 
800003 CSRA Clock Select Register A w 
800005 CRA Command Register A w 
800007 RBA Receiver Buffer A R 
800007 TBA Transmitter Buffer A w 
800009 IPCR Input Port Change Register R 
800009 ACR Auxillary Control Register w 
80000B ISR Interrupt Status Register R 
80000B IMR Interrupt !'Iask Register w 
80000D CL"R Counter Node MSB R 
80000D CTL'R Counter/Timer upper Register w 
80000F Cl.R Counter Node LSB R 
80000F CI1.R Counter/Timer Lower Register w 
800011 !'ffi.B Mode Register B R/W 
800013 SRB Status Register B R 
800013 CSRB Clock Select Register B ~ 
800015 CRB Command Register B ~ 
800017 P.BB Receiver Buffer B R 
800017 TBB Transmitter Buffer B hi 
800019 IV"R Interrupt Vector Register R/W 
80001B Input Port (Vnlatchedl R 
80001B OPCR Output Port Configuration Register w 
80001D OPRS Output Port Register Set ~~ 
80001E OPRR Output Port Register Reset K 
The parallel I/0 capability of the DUART is used to the SG\.J' s ad\·an-
tage. ~fultibus uses four of the six input lines, as well as three of the 
eight output lines. These will be discussed in an ensuing section under 
~1ultibus interface logic. Two remaining input lines are used by the DUART 
to configure the primary serial port upon power up. These are connected to 
jumpers that select either a logic one or a zero. These two lines, called 
BAL'DO and BAu'Dl give an encoded value of the baud rate of the serial port. 
The other parameters, such as parity and number of stop bits, are fixed and 
the connected serial device must conform to the SGl.J's parameters. They are 
as follows: 
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1. Parity: even; 
2. ~umber of data bits: seven; 
3. Number of stop bits: 1. 
The encoded values of BAUDO and BALTI1 are shown in Table 3.4. BALTIO corres-
ponds to jumper J5-2 and BAlJD1 corresponds to jumper J5-1 . The exact loca-
tions of these jumpers are again shown in the component layout. Shorted 
jumper corresponds to a logic zero, and open to a logic one. 
Table 3.4 BAUD encoding 










One of the edge connectors on the SGU board is used to connect to the 
serial devices. This connector, C1, has the pin assignments shown in Table 
3 . 5. The exact locations and pin orientation of C1 can be found in Appendix 
A (Figure A.5). 









Channel A Tx 
Channel A Rx 
Channel B Rx 
Channel B Tx 
3.1.4 Multibus interface section of the SGU 
The Multibus interface section (Figure A.4 ) is responsible for 
allowing the SGC to communicate to the devices on the Multibus. These 
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include the !-tCMSU and the corrunon memor:>> as well as any standard i"lultibus 
de\·ices. 'The SGU allocates two megabytes of its address space for this 
interface, allowing it to fully address the one megab~~e Multibus limit. 
Currently, the devices on the Multibus consist of two memory boards of 128K 
b;>~es each, and the MOlSU. Since only the upper four bits of address lines 
are decoded for the MCMSU, it takes up 64K bytes of space. 'This leaves 640K 
of address space for any additional devices that may be added later. 
'The Multibus interface can be divided into tHo parts, one that allot-'S 
the SGV to access the devices on the bus and one that takes care of bus 
arbitration. These two parts will be referred to as read/wTite logic and 
arbitration logic, respectively. Since the i"~68000 is a memory mapped . 
device, there is no need to implement the !'1ul ti bus I/0 readf\,Tite func-
tions. Unlike other processing modules in the I~lS architecture which must 
act as both rr.aster and slave de\·ices on the i-lul tibus, the SGU acts only as 
a mc~ster. This simplifies the interface logic greatly as compared to other 
processing modules, e.g., the~. since decoding logic or registers are 
not needed. 
3.1.4.1 Multibus read/write logic 
This consists mainly of buffers to drive the Multibus, with some logic 
to convert ~~68000 bus control signals to the Multibus control signals. 
Three 7~F2~0 inverting buffers (C10,Ul6, and Ul7) drive the ~rultibus ad-
dress lines, and th'o Intel 8286 tranceivers (U19 and U20) buffer the data 
lines . Both sets of buffers are enabled by a signal called OBUSY, which 
indicates the SGU is currently the i"lultibus master. TI1e enable signals of 
the data buffers are additionally qualified by the corresponding data 
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strobes, i.e. , LDS\ for lm.;er eight bits, l.'DS\ for upper eight data bits, 
as well as the ~rrBS\ select line, so that they are enabled only at re-
quired times. This is accomplished by U7,U8 and U9. 
In generating the Hultibus read (MROC\) and write (~'TC\l signals, 
there is one difficulty. It is due to the fact that MC68000 has no AO, the 
least significant address line. Instead, two data strobes, LDS\ and UDS\, 
are used to signal to the peripherals on which half of its sixteen bit wide 
bus the activity is to take place. Using one of the data strobes as AO may 
seem to be a valid solution, since they are necessarily complements of each 
other in case of b~~e transfers, i.e., absence of LDS\ implies LTIS\ and 
, ·ice versa. HoweYer, due to the address setup time requirement of the 
:"lultibus ( 100 ns) and the fact that the data strobes are asserted after the 
address lines by the ~~68000, the ~Jltibus read and l~Tite control signals 
must be delayed to meet both timing requirements. This is accomplished b~· 
a D t~~ flip flop that delays DS by one system clock period. The delayed 
DS is then gated by HI'BS\ and either R\/W or R/W\ to generate 1'-l\~'TC\ and 
~IR.DC\, respectively . This delay has an undesirable side effect of inserting 
a ~-ait state in the ~1C68000 bus cycle, thereby slightly decreasing per-
formance. However, this degradaticn in performance can be eliminated by 
limiting the Multibus transactions to words only. In order to do this, the 
delay circuit is bypassed and the returned XACK\ (~ltibus acknowledge 
signal l is allowed through to the processor only if both LDS\ and LIDS\ are 
asserted. Then the Multibus transactions can proceed at full speed. Hol·:-
ever, bus errors will result if byte accesses are attempted. All this is 
achieved •·•i th various gates of U6, C7, U8 a..'"ld U9, plus buffers of U5. The 
jumper J3 controls whether ~lul tibus byte accesses are allo""·ed. Shorting J3-
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and J3-4 allot.:s Hard accesses only and shorting J3-2 and J3-2 will allm.: 
both t.:ord and byte accesses, 
~rultibus specifications require a signal called BHEN\ to be activated 
for t~ord wide transfers. For timing purposes, this signal must meet all the 
requirements of an address line. This signal is generated by the CPU 
section by ORing LDS\ and UDS\. However, in order to meet the timing 
requirements, this must be tied low at all times if only t~ord accesses are 
allowed. This is done by jumpers J3-5 and J3-6. 
In order to reduce the number of components, a s~~ification of the 
:Wlul ti bus was changed, which makes commercially available processor boards 
incompatible in one respect. This again deals with byte sized transters, in 
that byte s-w-apping is not performed. The Multibus specifications call for 
all byte transfers to take place on the lower eight bits of the bus. Since 
the MC68000 e::\."pects to see even addresses on the upper eight bits of its 
data bus, the even bytes must appear on the upper eight bits of the data 
bus. Thus, when using commercial processor boards or memory boards as add 
ons , care must be taken to use only word sized transfers. 
Related to the read/write cycles of the !'1ultibus is the synchronous 
XACK\. In order to guarantee that the bus transactions proceed at full 
speed, the ~tul ti bus devices have the option of synchronizing the!T'.sel ves to 
the MC68000 system clock. By doing this the ~ultibus devices can assert 
XACK\ so that it meets the required setup time of the MC68000 of 20 ns 
prior to the falling edge of the third clock period in the current cycle. 
This also saves components on t-rul tibus devices by eliminating the need for 
an on board clock. Standard Multibus memory boards may be used since this 
s)nchronization is optional. Again, care must be UU{en to use only t.:ord 
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sized transfers. _The MC68000 will insert ~~it states until the DTACK\ (from 
XACK\) is received. Incidentally, the MCNSU generates the system clock, for 
convenience, and the SGU synchronizes itself to it. This system clock shows 
up as the Multibus BCLK. 
3.1.4.2 Multibus arbitration logic 
The main function of this subsection is to grant the mastership of the 
Multibus according to the priority of the requests. Currently there is only 
one device capable of generating a request, namely the ~~U, but up to 
eight are supported for future use. In addition to granting the bus 
mastership, the SPU also needs to be able to regain the bus mastership at 
any given time in the event a slave processor prcgrarn locks up. The bus 
arbitration scheme used deviates from the standard Multibus protocol to 
better suit the application. The scheme used is similar to the parallel bus 
arbitration scheme in the standard. The parallel bus arbitration scheme as 
it is specified. in the standard will work, but it requires extra hard~are 
to resolve contention within a specified amount of time. In this particular 
application where bus mastership transfers do not occur frequently, this 
extra hardware represents an undesired overhead. To have the benefits of a 
parallel priority resolution scheme with minimum hardw-are overhead, the 
arbitration state machine is implemented in software. This slows down the 
arbitration process by at least an order of magnitude, but overall 
performance degradation is negligible since bus mastership transfer does 
not occur frequently in the IG1S. The standard bus arbitration signals are 
used, but their functions are now slightly different. In actual hardware, 
this part consists of mainly buffers (C4,U5,Ul0,Ul5) and one eight to three 
priority encoder (Ul4). Tne MC68000 reads the outputs of this circuit 
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through the parallel port of the DUART, and also controls the inputs 
through the same. The signals used and their functions are as follows: 
1. BREQ\: SGU uses this signal to regain the mastership. Any device that is 
currently master must finish up its task and release the bus. 
2. I~Tn\: The slave devices use these (n ranges from zero through seven and 
represents priority levels) to request the bus. 
3. I~'TA \: This is used to acknowledge a bus request. 
4. BVSY\: This line is shared by all potential bus masters. It is asserted 
when some device has mastership, and is negated when no device has 
mastership. 
within the SGU there is one more signal called OBVSY-\ which indicates 
that it is currently master. This signal drives the enable lines of all 
~~ltibus buffers. 
The protocol uses t.he signals described above to handshake a bus 
mastership transfer action. There are three parts to this protocol: 
1. Slave device relinquishes the bus while it is master; 
2. SGU forces slave device to relinquish the bus t-.nile slave is master; 
3. SGt.' commands slave device to take over the bus. 
These are shot-.n in Figures 3.5, 3.6 and 3.7, respectively. 
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SGU Action MCMSU (Slave) Action 
Inactive Active 
. Issue Ackno~ledge---------­ INTl\ 
( INTA\) ~Tri state bus drivers 
~ Deactivate Busy 
Issue Busy ~ 
Enable drivers 
Active Inactive 







MCMSU (Slave) Action 
Active 
Finish and halt all bus operations 
Tri state bus drivers 
Deactivate BUSY\ 
Inactive 
Figure 3.6 Multibus mastership exchange protocol 2 
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SGU Action MCMSU (Slave) Action 
Active Inactive 
Issue command . 
-------Ackn~wledge conunand 





Figure 3.7 Multibus mastership exchange protocol 3 
These protocols so far do not provide a means for a slave device to 
request service, while SGU is the master. This is not a needed feature of 
the IGr-lS at the moment, but may become necessary in the future. For com-
pleteness, this feature is therefore implemented. It uses the I~~n\ line s 
as they were originally intended, as interrupt lines. wnen the SQ~ sees an 
i nterrupt line go low, it will acknowledge back with the I~!A\. Then the 
sGL· ~~ill regain mastership (in case someone else was master) and read t he 
contents of the status register of the MCMSU (or any other interrupting 
device ) to find out the nature of the interrupt. Then protocol number three 
can be used to grant the bus mastership, if needed. 
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3.2 MCMSU Hardware 
The MCMSU is very similar to the SGU in many respects. Therefore only 
the differences will be described in detail in this section. The main 
function of the ~ is to control the MIDI devices and to interface to 










Figure 3.8 Block diagram of the MCMSU 
This differs from the SGU block diagram in three respects: 
1. Parallel interface: Now there is a full sixteen bit parallel interface 
circuit. This is used to connect to the PC. 
2. Timer: In order to keep track of when certain events take place, a timer 
is needed. 
3. Serial port: Instead of two ports, now there is an array of six. One is 
reserved for a development terminal wnile the rest are used for MIDI. 
4. l.'-1ultibus interface: This interface must also act as a slave device on 
the ~lultibus, i.e., provide a command/status register the SGJ can 
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write to/read from. For operations that require Multibus mastership, it 
needs to be a master as well. 
As mentioned before, the MCMSU is housed on two separate boards. The 
MCMSU board has the CFU and the two blocks to the right of it, and the 
MCMSU I/0 board has what is to the left of the CPU in the block diagram. 
For the most part, the two boards ~ill be treated as one entity in the 
description that follows, except in cases where a distinction must be made 
in order to avoid confusion. The chip numbers, where given, refer to the 
ones on the ~ board, unless they are followed by I/0. 
3.2.1 CPU section of the MCMSU 
This section (Figure A.6} can be broken down into five subsections. -~ 
in the SGV, there are four basic ones: microprocessor, control signal 
generator, address decoder/DTACK generator, and the exception signal 
generator. In addition, there are buffers that allow the ~V to connec t 
to the :-la"St..: I /0 board. 
3.2.1.1 Control signal generator 
As i n the SGU, this section manipulates the ~~68000 control signals of 
the asynchronous bus control group into readily usable fo1m. It is iden-
tical to the one in SGU with one addition: the VMA\ signal is also used for 
interface to M6800 type peripherals. As will be seen later, the serial port 
array is composed of r-~6850 asynchronous communication interface adapters 
(ACIA} which use the M6800 type interface. The use of M6800 interface is 
indicated to the :-tc68000 by activating VPA \ instead of DTACK\. Then the 
processor sends out a \'MA \ pulse 'hnich the M6800 type de,;ice uses t o 
complete the bus cycle. 
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3.2.1.2 Address decoder/DTACK generator 
An identical circuit is used here to decode the addresses. Again the 
MC68000 address space is divided into eight regions of two megabytes each. 
The memory map for the MCMSU is shown in Table 3. 6 • 
Table 3.6 Physical memory map for MCMSU 
Xemory Locations Device(s) Signal 
0 - lFFFFF EPRCt1 Ret-lEN\ 
200000 - 3FFFFF R.A.'1 R.A."1EN\ 
400000 - 5FFFFF PI/T PI TEN\ 
600000 - 7FFFFF Multibus 1'-TI'BS\ 
800000 - 9FFFFF ACIAs ACIAEN\ 
AOOOOO - BFFFFF Multi bus Command 
Status Register ca1EN\ 
The PI/T, or the parallel interface/timer is the device that is used 
for implementing the parallel port as well as timing occurrence of events. 
The six ACIAs appear at twelve consecutive odd addresses starting from 





ACIAl Status Register 
ACIAl Data Register 
ACIA2 Status Register 
ACIA2 Data Register 
and so on. There is one eight bit status register the MC1SU can write to 
(so that the SGU can read its status) and one eight bit command register 
the ~ can read from. These are redundantly mapped starting at AOOOOlH. 
Also, in order to control and read the status of some of the components 
internal to the ~' these registers have been expanded to twelve bits. 
The additional four bits can be accessed starting at AOOOOOH. 
The DTACK generator circuit in the ~~5U consists of an eight input 
~~'TI gate rather than an eight to one multiplexer. This is due to the 
mrrnber of returned acknowledge signals that are in negative logic . Using a 
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discrete gate also saves on propagation delay times. This circuit is imple-
mented by U31 and U44 . 
3.2.1.3 Exception signal generator 
This section is also similar to the corresponding section in the SGU. 
However, the increased number of interrupt sources have changed the inter-
rupt acknowledge logic. The interrupt level assignment is as follows. 
Table 3.7 MCMSU Interrupt priority assignment 
Level Device 
7 Abort Switch 
6 SGU interrupt 
5 Timer interrupt 
4 Parallel interface interrupt 
3 ACIA 1 , ACIA 4 
2 ACIA 2, ACIA 5 
1 ACIA 3, ACIA 6 
All of the above interrupts are auto vectored except for the PI/T 
(level five and four). A three to eight decoder (U34) is used to decode the 
~68000 interrupt aclmowledge signals. As mentioned before, the MC68000 
puts on its lower three address lines the level of the interrupt being 
recognized. An AliJD (U40,U28) gate is used to sum the output signals of the 
decoder that represent auto vectored interrupts and provide \lPAIRQ\. This 
in turn, effectively drives the VPA\ of the processor, as required. For the 
vectored interrupts, the decoded signals drive the corresponding inputs on 
the PI/T chip, called PIACK\ and TIACK\. 
The SGC interrupt circuit consists of an S-R type latch that gets set 
~nen the SGU either wTites to the command register, or requests the bus 
directly . This will be discussed in more detail later. The latch is not 
41 
cleared until the processor recogizes the interrupt. Unlike the abort 
s1.;itch interrupt, which is a level seven interrupt, this latch must be 
cleared after the interrupt has been serviced, or else the level six 
interrupt will h:eep occurring. Also, in order to prevent the latch from 
generating an interrupt up on power up, RESET\ also resets the latch. This 
circuit consists of U37, U45 and V48. 
Also, in order to support the N6800 type interface of the MC6850 
ACIAs, the VPA \ signal must be activated when these de .... ·ices are being 
accessed, as well as when auto vectored interrupts are occurring. Thus C28 
and C29 effectively ORs the \~AIRQ generated by the interrupt ackno~ledge 
c ircuit and the ACIA select line generated by the decoder and feeds it to 
the \'PA. The circuit described above is sho\.in in Figure 3.9. 
ACIAE.N 




A'3 c Tl /1\C~ 
.'Dlc"- ~ Squ IR_~ REST 
Figure 3.9 MCMSU interrupt acknowledge circuit 
3.2.1.4 MCMS I/0 Buffers 
This subsection (Figure A. 8) buffers the necessary signals beb•een the 
~lC"iSC and the ~!GlSU I/0 boards. Buffers are needed mainly to provide the 
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necessary drive capability and the noise immunity (hysteresis) to drive a 
parallel ribbon cable. Every buffer that is on the MCMSU board has a 
counterpart on the MCNSU I/0 board. The buffers themselves can be divided 
into three groups: buffers for the address bus, for the data bus, and for 
the control bus. 
The address buffer consists of U24 (V7 on I/0 board) and buffers the 
lower five address lines. Five is all that is necessary to address all the 
devices on the I/0 board. This buffer is enabled at all times. 
The data buffer itself consists of U26 (Ul on I/0 board) and buffers 
the lower eight data lines, since both the PI/T and the ACIA are b~~e 
oriented devices. The buffer on the I/0 board is enabled at all times, but 
the buffer on the main board must be selectively enabled. Specifically, 
only when ACIAEN\, PITEN\, PlACK\, or TIACK\ are asserted should that 
buffer be enabled. The direction selection of both buffers is determined b;v-
the processor R\/W line. Simple logic gates in U3,U28 control the enable 
signal on the buffer. 
The control buffer consists of U19 and U27 (U3 and U4 on the I/0 
board) and buffers all necessary control lines. These include: CLK (the 
system clock), R\/W, RESET, E, VNA, PITEN\, PITACK (DTACK from the PI/T), 
TOL"f (timer interrupt) , PIRQ (parallel I/0 interrupt) , PlACK, TIACK, MIRQO, 
MIRQl, and MIRQ2 (ACIA interrupts). This buffer is enabled at all times. As 
for the actual edge connector pin assignment of Cl, the signals are 
arranged such that each active signal is flanked by a ground line on either 
side t,~ere posssible, to minimize noise interference. This assignment is 
sho~n in Table 3.8. 
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Table 3.8 MCMSU to MCMSU I/0 connector assignment 
Pin Signal Pin Signal 
1 A1\ 27 CLK\ 
3 A2\ 29 R\/W 
5 A3\ 31 RESET 
7 A4\ 33 PI TACK 
9 A5\ 35 PI TEN 
11 DO\ 37 TITACK 
13 D1 \ 39 PlACK 
15 D2\ 41 TOli'T 
17 D3\ 43 PIRQ 
19 D4\ 45 E\ 
21 D5\ 47 VMA 
23 D6\ 48 NIRQO 
25 D7\ 49 MIRQ1 
All other even Ground 50 MIRQ2 
The signals represent the actual values at the pins and are in inverted 
form since all buffers used are inverting types. The inverting buffers on 
the MCNSU I/0 board restore the correct logic values. 
3.2.2 Memory section of the MCMSU 
The memory section (Figure A.7) of the MCMSU can be described as the 
memory of the SGU ,.,,i th two banks. Only two banks were installed due to lack 
of room on the board. Thus bank A, consisting of tJ41 and U42 is dedicated 
for EPROM chips and bank B, consisting of U46 and U47 is dedicated for RAM 
chips. As in the SGU, bank A is jumper selectable for various sizes of 
EPROMs, from 16K by 8 to 64K by 8. Bank B can take either 8K by 8 or 32K by 
8 static R-\1'1 chips and needs no jumper configuration. However, when using 
8K by 8 chips, the base address of the R.:\M will be 208000H, and not 
200000H. This is because pin 26, which is chip select on the 8K by 8 chips, 
is t ied to A14 for the 32K by 8 chips. Currently, the bank A has 27128 
chips and bank B has TC55257 (32K by 8) chips installed. 
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The control circuit of the memory section is also very similar to that 
of the SGU. The only difference is the absence of the EPRa-1 bank decoder. 
This circuit is realized by one chip, U39. 
The DTACK generator circuit is identical to the SGU's circuit. Again, 
slower EF'RQ\15 may be used (access times > 200 ns) by configuring jumper J5. 
The jumper assignment for all jumpers related to the memory section is as 
shown in Table 3.9. 
Table 3.9 MCMSU memory jumper settings 
Jumper Function 
J1-3 27128 (16K by 8), 27256 ( 32K by 8) 
J1-4 27512 (64K by 8) 
J2-1 27256,27512 
J2-2 27128 
J5-3 Access time < 200 ns 
J5-4 Access time > 200 ns 
3.2.3 Serial port section of the MCMSU 
This section (Figure A.12 and Figure A.13) consists of an array of six 
~6850 ACIAs and resides in the MCMSU I/0 board. The MC6850 is an ine~-pen-
si ve yet versatile chip that handles high baud rates. This is an im:p::>rtant 
feature, since a comparable Intel chip can not sup:p::>rt the high baud rate 
of 31. 25K required for MIDI. This section can be divided into three parts: 
the ACIAs themselves, the logic level converters (MIDI and EIAl, and clock 
generators. 
The MC6850 AICA uses :'16800 type interface, meaning the VNA, E and VPA 
signals of the MC68000 are used. Since these are the only M6800 type 
devices in the ~U, the VMA signal uniquely selects the ACIAs. In order 
to access the six ACIA.s, the VMA is used as an enable signal on a three to 
eight decoder (U14 I/0) that selects a particular one depending on the 
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address generated by the processor (A2,A3,A4). The MC6850 has two registers 
the processor can access, and are selected with a signal called RS. Every 
RS on the ACIAs are connected to A1. Thus the memory map for the ACIAs 
is as follows. 
Figure 3.10 ACIA registers 
Location Register 
800001 ACIA 1 Status Register (U16 I/O) 
800003 ACIA 1 Data Register 
800005 ACIA 2 Status Register (U17 I/0) 
800007 ACIA 2 Data Register 
800009 ACIA 3 Status Register (U18 I/0) 
80000B ACIA 3 Data Register 
80000D ACIA 4 Status Register ('L'2i I/O) 
80000F ACIA 4 Data Register 
800011 ACIA 5 Status Register (U28 I/0) 
800013 ACIA 5 Data Register 
800015 ACIA 6 Status Register (tJ29 I/0) 
800017 AICA 6 Data Register 
The five MIDI ports require a 500 KHz clock that is divided dmm 
internally by sixteen to arrive at 31.25 Iffiaud. Instead of using another 
clock generator, the system clock of 8 MHz is divided by sixteen through a 
counter (U15 I/0) to get the necessay clock rate. For the RS-232 port, the 
8 MHz clock is divided by 52 (first by 2 and then by 26l to obtain 153,846 
Hz, which, when divided by six~een internally, yields a base baud rate of 
9600. This signal is then divided by powers of two to obtain 4800, 2400 and 
1200 baud as well. The external division is again done with counters ('L'36, 
U37 I/O). Selecting different outputs of the last stage counter allo~.-;s 
selection between the available baud rates. This is done by jumper Jl whose 
assignment is shown in Table 3.11. 
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Table 3.11 MCMSU baudrate selection 





The level converters for the RS-232 use standard interface chips, 1488 
and 1489 of U38 I/0 and U39 I/0, respectively. The converters for MIDI, 
however, are slightly more complicated. MIDI specifications call for an 
isolated current loop separated by optoisolators. The actual optoisolator 
called for by the standard is a Sharp PC-900, which is not a readily 
available part. The characteristics of the PC-900 includes a fast response 
time that is negligible compared to the MIDI baud rate. The more commonly 
available optoisolators, such as MC-T2, have response times that are much 
slo\•er than the PC-900 and can not be used as they are. In order to help 
the response time, an ~~ transistor is added to the output of the 
optoisolator, effectively forming a darlington pair. This circuit, sho~n 







Figure 3.10 Optoisolator enhancement circuit 
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'The rest of the converter circuit is exactly as specified by the MIDI 
standard. Basically , it is a current loop in the order of six milliamps 
that triggers the optoisolator in the receiver. The transmitter/receiver 
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Figure 3.11 MIDI transmitter/receiver 
In addition to the edge connector that connects to the ~lCMSU board, 
the NC'ISU I/0 board has two additional edge connectors. The connector to 
the MCMSU is labeled C2 in the Ma-1SV I/0 board, and the other two, Cl and 
C3, are used to connect to the MIDI jack panel and to the PC interface 
card, respectively. The pin assignments for the C2 connector are identical 
to the C1 connector assignments in the main board, while the assignments 
for C3 are sho~n in Table 3.12. The pinout for Cl will be sho~n in an 
ensuing section, where appropriate. 
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Table 3.12 MIDI jack pannel connector assignment (C3) 
Pin Signal Pin Signal 
1 MIDI Port A out - 13 MIDI Port D out -
2 MIDI Port A out + 14 !'-UDI Port D out + 
3 MIDI Port A in - 15 MIDI Port D in -
4 MIDI Port A in + 16 MIDI Port D in + 
5 MIDI Port B out - 17 MIDI Port E out -
6 MIDI Port B out + 18 MIDI Port E out + 
7 MIDI Port B in - 19 MIDI Port E in -
8 MIDI Port B in + 20 MIDI Port E in + 
9 MIDI Port C out - 21 MIDI Port A through -
10 MIDI Port C out + 22 MIDI Port A through + 
11 MIDI Port C in - 23 MIDI Port B through -
12 MIDI Port C in + 24 MIDI Port B through + 
3.2.4 Parallel interface section of the MCMSU 
This section (Figure A.14) consists of an MC68230 parallel inter-
face/timer (PI/T) chip (U2 I/0) and some buffers. These are all on the 
~DlSU I/0 board. The interface to the MC68000 is straightforHard and 
requires no external logic. The PI/T uses the lower half of the data bus 
for transferrir~ data to and from the MC68000, thus all the internal regis-
ters are located at consecutive cxid addresses starting at 400001, in a 
manner similar to the DUART of the SGU. Its register set is given in the 


























Register Full Name 
Port General Control Register 
Port Service Request Register 
Port A Data Direction Regsiter 
Port B Data Direction Register 
Port C Data Direction Register 
Port Interrupt Vector Register 
Port A Control Register 
Port B Control Register 
Port A Data Register 
Port B Data Register 






















Table 15 (cont.) 
Register Full Name 
Port B Alternate Regsiter 
Port C Data Register 





The PI/T supports various modes of parallel communication. For com-
plete information on these modes and on the PI/T in general, the reader 
should refer to the document released by Motorola [ 12]. The mode used by 
the IGMS is the unidirectional strobed mode. This allows transfers of eight 
bits of data in one direction with full handshake. Port A is designated as 
output t.;hile port B is designated as input. This mode h'aS chosen over a 
bidirectior~l eight bit mode in order to eliminate the required added logic 
to manage a bidirectiona] channel. t-lost of port C is used for interrupts, 
lea\·ing t~o bits for general purpose use. These two bits are configured as 
general purpose signal pins bet~een the PI/T and the PC interface board. 
Currently they are configured as output, i.e. , going from the PI/T to the 
PC. Assigning functions to pins is strictly up to the softw~re. 
Buffers are connected to the ports to help drive the six feet long 
parallel cable between the MCMSU I/0 board and the PC interface board. The 
buffer U5 is used to buffer the output, U6 is used to buffer the input, 
while U8 is used to buffer the handshake lines as well as the two bits of 
port C. 
For interrupt driven I/0, there is a dedicated level of interrupt for 
the parallel interface, at level four. This places it at a higher priority 
than the ~IDI interrupts, but lower than the SGU interrupt, timer and the 
user abort. Currently, this interrupt is mutually exclusive with any other 
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interrupt except the SGU interrupt, since no record direct to disk option 
is implemented. Thus the interrupt priority is not a major concern for the 
parallel interface, as long as it is below the SGU interrupt. Ho~'ever, ~hen 
this option of recording direct to disk is implemented in the future, the 
user may want to move the parallel port's interrupt priority to level one 
so that no MIDI interrupts are missed. 
3.2.5 Timer section of the MCMSU 
The timer operates out of the same chip as the parallel interface. 
Thus t here is :1ot much added hard~'are for it. The function of the timer is 
t o provide t ime stamps for various events that take place. Determining the 
needed timer resolution requires a complete understanding of what the timer 
i s trying t o time. Specifically, the absolute elapsed time of a :"UDI e'l.·ent 
(a b:v-te is rece i ved over MIDI channe l ) relative to when the timer Has 
start ed is what i s being timed . The timer resolution chosen for the I~~ is 
one megahertz. This will be discussed in detail in an ensuing section unde r 
sof tware. Thus a one megahertz c l ock, derived from the :'-UDI c loc k genera-
tor , feeds the TIX input of the PI/T. When the t i mer is enabled, this will 
caus e the timer 'l.·alue t o decrement once every microsecond. The timer ~.o.•ill 
ca us e an int errupt when it reaches zero, and will then start counting dm~n 
again from a preset value. The addresses, names and the attributes of the 












Table 3.15 PI/T registers (T) 










Timer Control Register 
Timer Interrupt Vector Register 
Counter Preload Register High 
Counter Preload Register Mid 
Counter Preload Register Lo~ 
Count Register High 
Count Register Mid 
Count Register Low 
Timer Status Register 











This is probably the most complex section of the ~KJ1gU, shohn in 
Figures A. 9 and A. 10. Not only does this section have to allow the MCMSU 
to become a Multibus master, but it also has to constantly monitor the bus 
for commands targeted for the ~DISU. At the highest level, this section can 
be divided into three subsections, one that handles bus arbitration 
protocol, one that actually performs bus transactions once it has become a 
master, and one that monitors the commands from the SGU. 
3.2.6.1 Multibus read/write logic 
The function of this subsection is t.o allow the ~1St: to cormnunicate 
to peripheral devices on the bus once it has gained mastership. This part 
of the Mul tibus interface is exactly identical to that of the SGt.', and 
consists of the chips U5,U9,U21,U12,Ul3,U18,U11,U37,U~3,U4~ and U45. The 
reader should refer to the corresponding section under the S~ hardh~re 
description. 
3.2.6.2 Multibus arbitration logic 
This logic is responsible for handling the bus exchange protocol 
outlined in a previous section. As in the SGC, the actual protocol is 
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handled by the softh'B.re, thus all that is needed in hardt.."B.re is a provision 
that allm.:s the processor to read the status of some of the pins, as t.;ell 
as wTite to some signals. This is done by extending the status and command 
registers of the Multibus. There is a dedicated status/command register at 
location AOOOOlH that allows both SGU and the ~V processor to access it. 
By extending these eight bit registers, the required function is accom-
plished. These extended registers use the same select line, CQ~\, and 
gate it \Jith l'DS\ to gain access. The e>.:tension of the command register 
{ t.:hich the :'-ID!Sl' reads) is simply a tri-state buffer that is enabled 
\.;hene\·er it is accessed. Thus the value read indicates an instantaneous 
value on the pins. The extension of the status register (which the ~lC'ISC 
\~-rites to l is formed by D type latches. Thus whatever value the ~1C'1Sl' 
processor t,Tites to it will be retained until the next wTite operation. The 
b.i:. assignment of these registers is as follot..·s. 
Table 3.16 Command\status register extension 
Bit Position Read Write 
bit 0-7 Command register Status Register 
bit 8 BREQ\ I~'TO 
bit 9 BVSY OBUSY 
bit A INTA ~ot used 
bit B ~ot used Not used 
OBCSY is the signal that indicates that the :>10-ISU is currently the 
master, and is used to enable all of the buffers of the previous sub-
section. 
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3.2.6.3 Multibus command/status register 
The function of t his subsection is twofold : it allows the MCMSU to 
access the command/status register at any time, and also allows the SGL; (or 
any other processing unit that is currently master) to access the same. 
This subsection can be divided into three parts: the actual registers, the 
~~SU processor read/~Tite logic, and the Multibus processor read/write 
logic. 
The command register consists of one 74LS373 octal D latch (U6). There 
is no need for buffers since they are built into the chip. This has a tri-
state output that is enabled by the MCMSU processor read logic. The enable 
signal that loads the latches is driven by the Multibus processor Hrite 
1 ogic . L'sing a latch means the data has to be stable during the entire 
enable pulse, and such is the case as specified by the Multibus standard. 
The status r egister consists of one 74LS273 octal D flip fl op (L'7) and 
one i4LS241 buffer (U8 ) . The buffer is needed here since the 74LS273 can 
not drive the bus directly. The buffer is enabled by the ~rultibus processor 
r ead logic, and the D flip flops are clocked by the MCMSL' wTi te logic. In 
addition, the ent ire chip is cleared by a Multibus processor w-rite opera-
tion. This means that whenever the ~rultibus processor writes to the command 
register, the status register is cleared. Then the ~rultibus processor can 
moni tor the status reg i ster until an acknowledge byte is read. 
The :1CMSU ~Ti te logic, ~-hich clocks the 7 4l.S27 3, is shown in Figure 
3.12. It basically splits the cx::t'!EN\, gated by a valid write signal, into 
t wo separate signals using the proper data strobes. 
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Figure 3.12 MCMSU status register write logic 
The . ~U read logic is simpler than the ~Tite logic for one reason. 
V.nen the l'-1C68000 is perfonning a byte read operation, w-hatever is on the 
other half of the data bus simply does not matter, because it will be 
ignored by the processor. Thus, splitting of the valid read signal is not 
necessary . This logic consists of one positive OR gate with RD\ and OOMEN\ 
as inputs. The output drives both enables of the upper and lm.;er byte 
registers. 
Conunon to both the MCMSU read and t.;ri te logic is the aclmowledge 
generator. This circuit generates a synchronous t:vpe DTACK, using the 
familiar synchronous DTACK generator circuit of Figure 3.4. The input to 
the circuit is simply CCMEN\. 
An important part of the Mul tibus processor read/write logic is the 
Nultibus address decoder. This consists of four XOR type comparators that 
compare the current address to a preset address determined by dip switch 
l'1, and generate a !'lE\ signal. This signal indicates that the ~i address 
has been recognized. The fact that only the upper four bits of address 
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lines are compared means that the one byte register is taldng up a 64I\ b:«-te 
space in the Mul tibus address space. This is not a problem now and probably 
will not be for some time to come, since there is considerable room left in 
the ~ltibus address space. But when it does fill up, more bits may be 
decoded by adding more XOR gates. The address decoder consists of U1, U2 and 
U3. 
Once the ME\ signal has been generated, it can be used to gate the 
corresponding ~\ or MWTC\ to generate the read and write control sig-
nals, respectively. Related to this logic is the SGU interrupt signal 
generator. It was sho~n in a previous section that an interrupt is gener-
ated whenever the SGU (or any other processing unit that is currently 
master, even the~~) writes to the command register, or requests the 
bus by asserting BREQ\. The complete read/~Ti te logic along with the sa; 
interrupt signal generator is shown in Figure 3.13. 
wr.te~l\'0.1-.d 
C I eo.r StoJvs 
56UJR.Q 
Figure 3.13 Multibus command/status register control logic 
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The only part that is left is the Multibus XAO{\ generator. This takes 
as input the NE signal and the MRDC\ and MWTC\ signals. When a valid read 
or write is detected, that is, either MRDC\ or MWTC\ and ME occurs, a delay 






·------ _ .. 
Figure 3.14 Multibus command/status register XACK generator 
3.3 Common Memory Module 
This module serves as the primary storage device for the IG"lS. It is 
ca11ed a common memory unit since it serves both SGU and l'lQ'lSC (as well as 
any future processors added) and is used to store global infonnation. This 
does not imply that the module is a multiport device. The name was borrowed 
from FORTRA.\1 programming language, where it is used for the exact same 
purpose in software. Currently there are two 128K fast access ~rultibus 
memory boards, providing the IGMS with 256K bytes of memory. These boards 
use the optional sjnchronization ~ith the system clock to provide no ~ait 
state memory accesses for the MC68000 processors of SGU and !'P.ISU. Each 



























Figure 3.15 Block diagram of the common memory unit 
3.3.1 Memory section 
This section (Figures A.17 and A.l8l contains sixteen 8K by 8 static 
RA.l\.1 chips, organized as eight banl{s of sixteen bits each. There are twelve 
control signals that go into this section, as well as the local data and 
address buses. Of the twelve control signals, two are shared by all RAM 
chips: OE\ and w"E\. These are effectively read and write signals, respec-
tively. Asserting one of these signals while the address (and data for 
write) bus is stable causes the access operation to occur. The timing of 
these signals is such that ~hlltibus MROC\ and ~1WTC\ signals can drive them 
directly without any extra logic to correct the timing. Two additional 
signals are shared by half of the memory array: CSH and CSL. These act as 
chip select signals for the upper byte and lower byte, respectively. Thus, 
CSH is connected to the CS of all the memory chips in the upper byte, and 
CSL is connected to the CS of all the chips in the lm,;er byte. The rest of 
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the control signals, DSn\, ~~ere n ranges from 0 to 7, select the 
particular bank being accessed. 
The local data bus consists of all sixteen bits of buffered ~rultibus 
data signals, while the address bus consists of thirteen of the twenty 
~fultibus address signals, also buffered. 
3.3.2 Buffer section 
This section (Figure A.16) buffers the Multibus address and data bus 
a~d sets up a local bus. The address buffer consisting of U27 and C32 is 
enabled at all times, wnile the data buffer consisting of C18,Ul9,U21, and 
C22 is enabled only ~hen the board is being addressed. The control signals 
that enable the buffers come fro1n the control signal generator section. 
3.3.3 Address decode section 
The upper three address lines of the ~lul tibus are decoded to pr ovide a 
:~\ si gna l, wni ch indicates the board is being addressed. This circ~it 
(Figure A.16) consists of U30 and U31, a simple XOR gate based comparator. 
s ... -i t ch S 1 sets the base address of each memorv board. Currently the h :o 
boards are set up to resp:md to base addresses of 0 and 20000. These 
corresond to Sl...-i t ch settings of 000 and 001, respecti \-ely . 
3.3.4 XACK generator section 
This section (Figure A.16) returns the Y~O{ if the board 1s heir~ 
addressed, as indicated by the :-IE\ signal. The conunand lines, :-!ROC\ and 
'~IC\ , are combined in a logical OR indicate a val i d bus access. A standard 
one pulse circuit i.s used to generate the XACE.\. This circuit is identical 
t o the one used in the ~~BU to generate the XAO{\, and consists of 
t -28,C20 ,C2-l, and C29. The s ystem clock, ""nich is BCU\ on the :iultibus, is 
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used to clock this circuit so that it is s~nchronized \~ith the ~68000 
processors. With memory chips that have access times greater than 200 ns, 
the second flip flop may be switched in optionally by jumper J1. This 
effectively inserts an additional ~ait state in the MC68000 bus cycle. 
Recall that one wait state is already inserted in the case when the b~~e 
transfers are allo~ed on the Multibus. However, it has been sho~n experi-
mentally that even with byte transfers allowed, the MC68000 is able to 
proceed at full speed. This is due to the fact that the worst case timing 
data \;as used to calculate the overall timing, and under normal use the 
wo!'st ca:;e is not reached. However, the users of IGMS should not rely on 
this, and should include the extra 125 ns required to access b~~es on the 
~ultibus ~hen mru{ing execution speed calculations. The jumper setting for 
Jl is as follm.;s: pin 2 is conunon, 1 is for normal case, and 3 is for slcF 
case. As a side note, most of the static 8E b~· 8 chips available today ha\·e 
access time much faster than 200 ns. However, when this board is used ~ith 
EPRQ'1S (which is entirely possible) this option may become a necessity. 
3.3.5 Control signal generator section 
This section (Figure A.16) generates all of the control signals neces-
sary to operate this board. It generates the twelve signals discussed in 
the memory array section, as well as the enable signals for the data 
buffers. Basically, it uses the BHEN, AO, ~ffi\, and the Multibus conunand 
signals to generate the needed read/write as well as the byte select sig-
nals. This circuit, minus the decoder for the eight bank select signals, is 









Figure 3.16 Memory board control signal generator 
Using the CSH, CSL, and ~ffi\, the proper enable signals for the dat a 
buffers can also be generated. As a reminder, this circuit adheres to the 
changed Nultibus protocol of doing byte access on their proper bytes, e.g., 
lo~;er byte on DO-D7 and upper byte on D8-DF. 
A three to eight decoder (U23) is used to decode the upper three 
address lines AE,AF, and AlO, and produce the eight bank select lines DSO\ 
through DS7\. This decoder is enabled by ME\ to help lock out false 
accesses. 
As a concluding remark for the Common !'vlemory Module, the t\."o 1281\ 
boards are slightly different. The data buffers U21, U22, Ul8 and U19 Hhich 
consist of 8226 quad bus transceivers have been replaced with tHo 8287 
octal bus transceivers. This was done due to the change in a vailability of 
these chips during the course of the design and construction of these 
boards. 
3.4 PC Interface Board 
This board resides in the Zenith PC used for mass storage, and is not 
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part of the IGi"lS computer unit. It communicates to the Mel-f..SU parallel 
interface section to set up a full duplex eight bit data channel. The 
circuit used is a standard parallel port circuit for the PC, and is very 
straightforward. In fact, this circuit is used by many board manufacturers 
to make a printer interface. The reason ~ny a standard printer interface 
board could not be used here is because they have the buffers hard wired 
in, configured for a printer. It was actually easier to build a board from 
scratch than to modify a commercially available board to fit the need. This 
circuit is shown in Appendix A, Figure A.20. 
The circuit basically consists of one Intel 8255 programmable peri-
pheral interface (PPI}, a simple address decoder and few buffers. The PPI 
is set up in unidirectional handshake mode, as is the PI/T of the ;.JQlSl' . 
The handshru{e protocols are compatible, thus no extra logic is needed. Port 
A is set up for input, ~hile port B is set up for output. The address 
decode section decodes seven address lines of which one is hard wired. 
Switch Sl can put the board at any one of 64 different locations. Perhaps 
the most difficult aspect of this device development was finding a~ unused 
port in the PC I/0 space. Some of the locations that are documented to be 
unused were in fact being used. Currently the PPI can be addressed at port 
3F8H. This address ~~s found to be empty on at least two different Pes, and 
is certainly safe on the machine currently being used. 
This board is capable of interrupt drive I/0 for two reasons. One, 
since the running program will be dedicated to serving this board, a bus;; 
w-ait type of I/0 can be used. Also, due to the handshaking nature of the 
data channel, no data can be lost due to lack of service. The bottleneck of 
this data channel is definitely the hard disk access time. The data channel 
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itself is double buffered on both sides and is capable of exchanging the 
data at a ma.....::imum rate of 2 Mbytes/s. The actual rate will be much slm .. :er 
than this due to software overhead. Basically, the data channel can ex -





As mentioned in a previous section, the IGMS hardware can be pro-
grammed for tasl{s in areas other than music. For this reason the soft"h"are 
of the IGMS can be di \"ided into t"'o major areas: monitor and application. 
The monitor is a fully portable ~~68000 monitor that allo~s its users to 
execute programs under its control using such features as single stepping 
and break JX>int execution. This monitor runs on both the SGU and the !-101SlJ, 
"h"ith each version being slightly different due to the differences in 
hard"h-are. The application programs define the behavior of the I<?JS, and can 
be further divided into two sections: programs for the SGU and programs f o r 
:1D!Sl' . The following sec tions desc ribe each of these elements of Ia-lS 
sof t h-are in detail. Complete listings of all code wTi tten for the I<?lS can 
be f ound ln Appendix B. However, due to the large size (fi f t y plus pages 
each) and similarities between the two versions of the monitor, only the 
SGl" monitor code is shown. The code for the :'1C1SV monitor can be found i n 
ADSL, in the Spring 1987 report book. 
4.1 Monitor Software 
During the early development phase of the IGJS, a need arose for some 
kind of an interactive monitor to help debug application programs. wbat 
start ed out as a simple monitor eventually turned into a po~erful, compre -
hensin~, yet portable ~68000 monitor. Its features include: 
1. ~!emory display a'1d modify corranands : These cormnands allo~ the user t o 
i nter actively l ooh: at all possible memory locations. This can be done i n 
b:v-tes, ~--ords, or long words . 
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2. :JC68000 register display and modify commands: These alloh· thP us e r to 
e:~o.mine and change any register of the MC68000 for the applicaton 
progr~~. This is useful while tracing through a program. 
3. E:xecute application program with breaJ<>points: Vp to sixteen breaJq>e>ints 
can be inserted in the application program for execution. 
4. Trace application program: The application program can be single stepped 
through use of this feature. 
5. D01,nload application programs: The application programs can be developed 
on an:'-- MC68000 development system t,·hose generated object code can be 
dm,·nloaded directly into the IGi'!S. This eliminates the need to burn 
EPRC:'vls during developnent. In addition, a program executing out of R-\.'1 
can be debugged using the monitor features. Any development system that 
i s capable of producing :'-1otorola S records can serve as the host in 
dm,·nloadin.g. Specifically, SO, Sl, S2, S3, and S9 types of S records are 
supported by the monitor. 
6. Pro,·ide a complete set of exception routines: All of the exceptions o f 
the ~C68000 are implemented in the monitor. Thus, ~nen errors such as a 
bus error or a divide by zero error occur, the monitor 1'ill display the 
relevfu~t data the MC68000 provides. 
i. Pr·ovide lot.~ level I/0 routines for the IGNS: !"lost of the lo-.; lew~l 
routines are implemented in the monitor, and can be accessed by the 
application program through simple S)~tem calls. 
E:..:cept for features six and seven above, the monitor can be configured to 
rw1 on an~: :'-IC68000 based computers. The monitor has been reconfigured and 
installed on a different machine. 
The monitor code ta\{es up about 8000 bytes and can be trimmed dot-n, if 
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necessary. hben the IGMS is pmo~ered up, it attempts to run an application 
program starting at 3000H. If no program is present, then the corresponding 
monitors will be booted up. If any errors occur during the execution of the 
application program, such as a bus error or an address error, the control 
kill be returned to the monitor. 
A complete user's manual for the ADSL MC68000 monitor can be found in 
Appendix C. This document describes all of the commands of the monitor, as 
h-P. ll as the instructions on hmo~ to port it to another machine. Anyone 
interested in this monitor can obtain the source code in .~SL. The rest of 
t his section will be devoted to describing the specifics of each Yersion of 
the monitor, and how they interface to the application program. 
4.1.1 SGU monitor 
4.1.1.1 Interrupt driven I/0 of SGU monitor 
The SGU monitor provides one \'i tal service specific to the SGL.' , the 
interrupt driven serial I/0. This allot...·s the application program to perfonn 
a completely transparent, interrupt driven serial I/0. An I/0 buffe r of 
300H (768 b)~esl is set up in either direction such that the application 
program can simply perform read/~-~rite operations to the buffer. Both input 
and output drivers incorporate an XON/XOFF type of flow control, so that no 
information is lost in either direction. This is very important for the 
SGC, since the Tektronics 4107 terminal relies on flow control for proper 
info1~tion excha~ge. If flow control is not used, graphics information can 
easily be lost at high baud rates, leaving an incoherent image on the 
screen. ~ben the 768 bJ~e buffer fills up, the performance is degraded and 
becomes equi,·alent to that of a bus~·-wait type of I/0. Also, to limit the 
s 5. ze of the monitor, only charmel A of the DUART is supported by the 
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interrupt driven I/0. The serial I/0 driver for channel B is a simple bus:-.·-
wait loop. 
The application program can access the interrupt driven I/0 (channel 
A), and the busy-h~it I/0 (channel B) by performing a system call in the 
form of a TRAP instruction. This eliminates the need for the calling pro-
gram to know where the routines and the buffers are located. There are six 
such system calls as summarized below: 
1. TRAP 0: This h-a.i ts for a b:y-te in the receiver of channel A and returns 
the value in D7. If the input buffer is empty, then this call is 
equivalent to a busy-wait loop. If the input buffer is not empty, then 
this call will simply return the next b:y-te in the buffer. 
2. TRAP 1 : This outputs a b}'-te, contained in D7, to the channel A trans-
mitter. If the output buffer is full, then this call is equivalent to a 
busy-~..;ait loop. If the output buffer is not full, then this call will 
simply queue the byte in the output buffer. 
3. TRAP 2: This returns the output buffer status of channel A in D7. It is 
true (non zero) if the buffer is not full, i.e., ready to transmit. It 
is false (zero) otherwise. 
4. TR~ 3: This returns the input buffer status of channel A in Di. It is 
true if the buffer is not empty, i.e., character received. It is fal,se 
if the buffer is empty. 
5. TRAP 4: This waits for a byte in the receiver of channel B and returns 
the value in D7. Since no interrupts are supported, this is a busy-\-.t-ait 
loop. 
6. TRAP 5: This outputs a byte, contained in D'i, to the channel B t rans-
mitter. As is TRAP 4, this is also a busy-wait loop. 
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.-\n example of how to use these 1R\P calls is given at the end of the 
monitor listing, in the form of a simple echo routine. 
4.1.1.2 Exception routine jump table of SGU monitor 
In order to allow the application programs to tru~e complete control of 
the exception processing routines, a jump table is set up in lo~ RA~. "ben 
the monitor is booted, this area is loaded with the addresses of the 
exception handler routines of the monitor. However, it may be useful to 
install specific handlers if the cause of the exception is kno~n in ad-
vance. For example, when accessing the :1ultibus memory, the bus error 
r outine can be changed, so that ~hen it occurs, the processor !mows exactly 
h·her e the end of the l'lul tibus memor:.-· is. The divide by zero exception can 
~~ changed, so that when it occurs the quotient will get set to the largest 
possible \·alue . In order to save RA."l space, only a small subset of the 
:·1C68000 exceptions are handled with the RAJ-1 jump table. Some of the excep-
t ions do not need to be included in the RA~ jump table due to the hardware 
configuration, e.g., level 1 auto vectored interrupt (it does not exist). 
Hm.:ever, for completeness, all of the exceptions are accounted for, either 
in the Rk~ j~np table or in low ERPOM vector table. In addition to the 
exception jump table, some locations need to be reserved for other data. In 
particular, the copy of the low common memory page needs to the duplicated 
her e , so that bus mastership is not necessary to access it. This contains 
all the tables needed to manage the conunon memory, as will be discussed 












Table 4.1 SGU exception table 
Contents 
JNP BUS ERROR 









bus error handler 
address error handler 
zero divide handler 
OOART interrupt handler 1 
DUART interrupt handler 2 
DVART interrupt handler 3 
DU~ interrupt handler 4 
Reserved for future use 
C.opy of lm; corrunon memory 
The application program can simply change the addresses shown in Table 
4.1 to the corresponding addresses of the routines provided by itself. 
These are accessed by adding two to the ~bove addresses, e.g., the ne~' bus 
error address is at 200002. 
4.1.2 MCMSU monitor 
The :-X::!St; monitor has the same kernel as the SGC monitor !.;i th 
different drivers. It also provides the :"lC'!Sl: application programs with 
some vital routines. These are not in the form of 1R.lJ' calls, as in the 
SGL', but are in the fonn of a jump table in low R.\."1. This jump table is 
sho~n in Table 4.2. 
Table 4.2 MCMSU low ram reservations 
Location Contents Corrunents 
200000 .T.'-lP Bl:S _ERROR bus error handler 
200006 J}1P ADDR_ERROR address error handler 
20000C JMP ZERO_DIVIDE divide by zero handler 
200012 JMP {address of ISR for ACIAs 3 and 6} 
200018 JMP {address of ISR for ACIAs 2 and 5} 
20001E J!'lP (address of ISR for ACIAs 1 and 4} 
200024 JMP {address of ISR for CC1.1 interrupt} 
20002A Y.-lP {address of ISR for PI} 
200030 JNP {address of ISR for T) 
200036 Jt-IP PUrE 
20003C J!>lPGETB 









200072 - 2000FF 
200100 - 2002FF 
69 










Reserved for future use 
Copy of the low page in common memory 
Due t o the nature of the MCMSu, its application program consists of 
mostly time-critical interrupt driven routines. Therefore no attempt ~as 
made to try to provide such services in the monitor. :'-lost of the routines 
provided by the jump table of Table 4.2 consist of user interface rou-
tir.es, ~hich, in the later versions of the application program, will be 
.replaced by the SGU. "1-.'hen the :"IC:!S'C monitor po~.,;ers up, it also checks 
l ocation 3000H for an application program. If found, the application t..;ill 
be run, otherwise the monitor will boot up. 
4.2 IGMS Application Software 
The application soft~are of the IG~ implemented for this thesis 
consists mostly of necessary routines that fonn a basis for further devel-
opment. The application software can be divided into b.;o areas, one for 
the ~1C1S'C, and one the the SGV. 
4.2.1 MCMSU application software 
The current MO'ISU application soft~-are consists of heavily optimized 
interrupt service routines that implement the ~IDI recording task, all in 
the background. In fact, most of the I/0, including the interface to the 
SGj, is done \· i a interrupts in the i"lC1Sl.i. In describing the soft~are, a t op 
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do~n approach will be used, starting with the co~~d interpreter. 
4.2.1.1 MCMSU command interpreter 
The SGC initiates any activity in the l"IC-lSU by wTi ting to the command 
register. This is an eight bit register that contains coded information as 
to what task the~ should begin. Writing to this register also gen-
erates the highest level interrupt (next to the software abort) within the 
~IC'·!St: and clears the status register. All commands are in the form 
:o....~-:;-;.;.;,-, where X}..XX is the task number and J'TYY is the operand. The x:o:x 
fi eld is defined as follows. 













Currently the operand field is empty and c-an be used for conve:-; ing any 
f urther information in the future. The status register also has some fi xF:'Cl 
formats, shown ~n the following table. 






Command not yet recognized 
Acknowledge 
Error with error number eeeeeee 
\,"he n t~e :-DlSC receives a command, it \-.Ti tes either OFH or leeeeeeeB to the 
status register. Only one error code is acti\·e currentl:.-, and is a zero. 
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Thus t!1e SGl: can read the status register, decode the most significant bit 
and decide to proceed by releasing the bus, or by resetting the :'-DlSU. In 
order for the interrupt routine to interface to the main loop in the M~~­
program, a copy of the command register is made in memory. Then the inter-
rupt routine can simply ~Tite to the memory location, and the main routine 
can monitor that location until a valid command is read. The floH charts 
sho~ing the main loop and the interrupt service routine are sho~n in 
Figures A.22 and Figure A.23, respectively. 
Once the command has been decoded, then the corresponding task is 
started. This is simply a series of jumps to proper task handler routines. 
After the task is completed, there are tHo ways to exit to the main command 
processor loop. One is a forced exit initiated by the SGU using the protc.-
col of Figure 3. 6, and the other is a self in.i tiatecl exit by the :'-1D!St:. The 
choice of exit mode depends on the task. For example, in the ~UDI record 
mode, there is no •.;ay for the ~lCl"lSC to detennine when the song has been 
completed without a prior kno•,iJedge of the song length. Therefore, it is 
much more sensible for the SGC tc tenninate that task by reading the 
terminal for a certain sign and cause the task to end. This sign can be t he 
user hitting Q key for quit, for example. 
4.2.1.2 Common memory control block 
The eight bit command register can convey only so much information. 
Clearly, there is a need to exchange more information between the b.ro pro-
cessors . This is done via a dedicated control block in low page of the 
common memory. This section is resen·ed strictly for control information, 
t.."hich is sho~n in Table -l. 5. 
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MIDI Record control block. 
Record input port 1 flag 
Record input port 2 flag 
Echo port number for 1 
Echo port number for 2 
Echo channel number for 1 
Echo channel number for 2 
Metronome port number 
Metronome channel number 
Port 1 data destination start address 
Port 1 data destination end address 
Port 2 data destination start address 
Port 2 data destination end address 
Port 1 data buffer destir~tion start address 
Port 1 data buffer destination end address 
Port 2 data buffer destination start address 
Port 2 data buffer destination end address 
0030-007F Harddisk Control Bloch: 
0080-0100 Reserved f or future use 
All of the addresses above represent the offsets from the base 
address, hhich in this case, is 600000H. When the NG1SU receives a MIDI 
r ecord/playback command, the first part of this block is read and pro-
cessed, and in some cases copied to its local memory. The exact nature of 
these variables will be discussed later. 
4.2.1.3 MIDI record/playback task 
Once the command processor has passed the control to this section, the 
first thing that is done is an examination of the low common memory reser-
vations in order to set some configuration parameters. The reason t-.·hy :1IDI 
record and playback tasks share one command byte is due to the interrupt 
routines that can record in the background. Thus for a playback operation, 
the part of the ISR that is used for recording is disauled, ~•hile it is 
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enabled for a record operation. This enabling/disabling is contolled b:: 
locations zero and one of Table 4.5. At this point, there are hm iden-
tical levels from the top dol-.n point of vie'h, the foreground program sec-
tion and the background program (interrupt handler) section. Before dis-
cussing these program sections, however, some designations, both in 
sofb•are and in hardl-.are, must be e.:-.:plained. 
4.2.1.3.1 MIDI port assignment 
The ~1SU I/0 board has six serial ports, fi'v·e of which are used for 
~IIDI. A thorough timing feasibility analysis has been made in regard to the 
number of ports that can be tracked simultaneously. This dealt t-ri th t'Ti ting 
sample interrupt routine code, calcuating the execution times, and figuriP~ 
out the resulting processor utilization ratio, i.e., the percentage of time 
the processor is busy in a given amount of time. ~o assumptions were made 
in this analysis for the nature of :"-liDI data, and all 'horst cases ~.,;ere 
considered. It turns out that an ~1C68000 runnin.s; at 8 NHz can not handle 
more than two ~!IDI ports in constant full burst mode, i.e, constantly 
r eceiving data at the ma~imum data rate. In other words, the ~68000 
serving more than t~-:o XIDI input ports has no time left over to do an:ything 
else because it spends most of its time in the interrupt service routine. 
Thus, ~n the context of evaluating interrupt routines, lesser processor 
utilization is better, leaving more time for the processor to do other 
things. Of course the ~liDI data stream does not behave in such marmer, but 
it is bursty in nature. In order to implement the playback mode, the 
fore_ground program must be given some processor time as well. For this 
reason, a.'1d for register assignments to be discussed in the next section, 
each of 
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the five ~IDI ports has been designated for a r . cer .. ::nn 
This is shmm in Table 4. 6. 












MIDI clock (output) 
ftmc:i on. 
The reason ~.;hy up to four ports can be designated for output is due to 
the bursty nature of the MIDI data. If the ACIA is busy at the exact 
instant the data is to be transmitted, the data can simply be put. in a 
queue. For a playback operation, a slight delay in the output due to the 
queue is acceptable. But for a record operation, that delay means missed 
data, which can lead to diaster in :-HDI, e.g. , a missed NOTE OFF message 
resulting in a stud{ note. Port five is designated for MIDI clock. Thus an;> 
!'!IDI device that is connected to the s ystem can synchronize itself to the 
JG'1S by 1 istening to this port. 
4.2.1.3.2 MC68000 register assignment 
In order to process incoming i"liDI data as fast as possible, the 
pointers to the input buffers are kept in address registers. These regis-
ters are loaded ~ith the proper addresses from the low common ram table 
before the record operation begins. This eliminates the need for having to 
fetch them from memory, saving time. Also, the timer interrupt routine 1s 
given a data register to keep the time stamp. This saves execution time in 
both the interrupt routine and the foreground r outine by saving a memory 
f etch, Or.e memory fetch may not seem like much of a delay, but \.;hen a 
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consta..'1t i nterrupt is being dealt ..:ith, every little bit of time is multi -
plied by the frequency of occurrence in contributing to the increased pr o-
cesse r utilization ratio. The register assignment is sholm in Table 4.7. 









A4 - A6 
Usage 
Timer value 
Reserved for use by the timer ISR 
General purpose 
ACIAl input pointer 
ACIA2 input pointer 
General purpose 
ACIA base address 
General purpose 
The r egist ers designated as general purpose can be used by any r outine 
._·:thin :'-IIDI r ecord/playback task ,.;ithout any problems. If any of the r e-
served r egi sters are alte red a t any time, then an error rna;-.· occur. Speci-
f icall:; , DO and Dl should not be used l.:hile the timer interrupt is enabl ed , 
and AO, Al, and A3 should not be used while the ACIA interrupts are 
er;abl ed. This point must be adhered to for any additional program modul es 
added t o the MIDI record/playbad: task. 
4.2.1.3.3 Timer interrupt routine 
This routine is responsible for updating the timer value in DO. The 
PI/T chip is programmed to generate an interrupt once every preset amount 
of time. This preset amount of time is dictated by the tempo of the given 
piece of music, which, in the I~, ranges from 1 to 300 beats per minute 
(B~l). The least significant bit of the timer value in DO represents a 
cert a i n frac tion of a beat, also prede termined. The unit DO represents i s 
called a part. The ratio of number of parts per beat varies (PPB) between 
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other systems. Higher PPBs are generally considered to be better, but at a 
cost. The 1'-UDI clock uses 24 PPB, while most of the commercially available 
systems use 96 PPB. Some of the more expensive music systems, such as the 
Fairlight Ci'IT, use as many as 480 PPB. There is a direct relationship 
beb.;een this ratio and the processor utilization. A table of BH-1 and 
seconds per part (SSP) for various PPB is shown in Table 4.8. 
Table 4.8 SPP as a function of BPM for various PPB 
BN SSP24 SSP96 SSP192 SSP384 
10 250000.000 62500.000 31250.000 15625.000 
20 125000.000 31250.000 15625.000 7812.500 
30 83333.340 20833.330 10416.670 5208.334 
-lO 62500.000 15625.000 7812.500 3906.250 
50 50000.000 12500.000 6250.000 3125.000 
60 -11666.670 10416.670 5208.33-l 2604.167 
70 35714.290 8928.571 4464.286 2232.143 
80 31250.000 7812.500 3906.250 1953.125 
90 27777.780 6944.445 3472.222 1736.111 
100 25000.000 6250.000 3125.000 1562.500 
110 22727.270 5681.819 2840.909 H20.455 
120 20833.330 5208.334 2604.167 1302.083 
130 19230.770 4807.693 2403.846 1201.923 
140 17857.140 4464.286 2232.1-1-3 1116.071 
150 16666.670 4166.667 2083.333 1041.667 
160 15625.000 3906.250 1953.125 976.563 
170 14705.880 3676.471 1838.235 919. 118 
180 13888.890 3472.222 1736.111 868.056 
190 13157.900 3289.474 1644.737 822.368 
200 12500.000 3125.000 1562.500 781.250 
210 11904.760 2976.191 1488.095 744.048 
220 11363.640 28-10.909 1420.455 710.227 
230 10869.570 2717.391 1358.696 679.3-=!8 
240 10416.670 2604.167 1302.083 651.042 
250 10000.000 2500.000 1250.000 625.000 
260 9615.385 2403.846 1201.923 600.962 
270 9259.259 2314.815 1157 .-i07 578.704 
280 8928.571 2232.143 1116.071 558.036 
290 8620.689 2155.172 1077.586 538.793 
300 8333.333 2083.333 1041.667 520.833 
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In the previous table, the SSP has been scaled to represent micro-
seconds per part to malte the table easier to read. If a high PPB number is 
used, then at higher tempos the processor utilization will increase. At 300 
B~l using 384 PPB, the processor would run the timer interrupt service 
routine once every 520 microseconds. If the interrupt service routine takes 
16 microseconds (actual worst case number for IC?lS) then the processor will 
spend ~ percent of its time in the interrupt service routine. The increased 
resolution versus the cost in terms of processor utilization, does not 
j ustify the higher PPBs. In fact, the commercial systems that use higher 
PPBs use special hardware timers that need no sofh<are attention. The PPB 
used for IC?lS is 96. This is the value used by the rnajori ty of the softhare 
padmges commercially available today. 
The task of the timer interrupt routine is very simple. Just increment 
t.he t i mer value in DO h·hile checking for a \.;raparound condition. There l s 
ac tually a split in the timer value, with the least significant byte repre-
sentir~ the part, and the two higher b~~es representing the beat. Thus the 
low byte of the timer value must be modulo PPB used, "'hich, in this case i s 
96. This also makes it easier for the higher level software to convert the 
time stamp (timer value) into measures. All that needs to be done is t o 
di\·ide t he upper two b)~es by the time signature. For example, in 4/4 time 
d.i. vide the upper tt.;o bytes by -l to get a measure number. 1-ihen the •--rap-
arou'1d occurs, two cloclts are sent, the ~IDI clock and the beat clock. The 
:'!IDI clock, as mentioned before, allm..;s any external devices requiring it 
to synchronize themselves, and t he beat clod\ alloh·s the pla;.·er to play 
music h·hi.Je keeping in time. The beat clock causes the terminal to beep , 
pr odding an audio feedbac!\ . Since ~IDI clod{ occurs 2-l times per beat , 
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this condition must also be c hecked for in the timer interrupt rout i ne. 
In Chapter 3, a number was given for the timer clock as 1 MHz. This 
t•ill be explained here. First, the timer clocl\: determines how closely the 
generated tempo will match the actual tempo. Faster timer clocl\:s mean less 
error in tempo quantization error. As an example, if the timer clock used 
is 10KHz, L~e acutal obtainable tempi around 300 B~ are 289.25, 29~.8 
and 300.48. Second, and more important, the incoming MIDI events will get 
quantized in time if the clock is too slow. This gives a mechanical feel to 
the music. Using a 1 MHz clock gives more than enough resolution for the 
:'-1IDI events (they are coming in at 3125 events per second), while keeping 
the SSP numbers nice and even. 
4.2.1.3.4 ACIA interrupt routines 
These routines have been heavily optimized for execution speed. There 
are three such routines, each serving a priority level. A table showing the 
priority levels and the ACIA.s they serve is given here. 






3 playback, 4 playback 
2 record/playback 
1 record/playback 
Thus, the ISRs for level two and three interrupts are identical except for 
the ACTA addresses. The priorities are set in hardt.are and also in softHare 
such t hat record operations take precedence over playback operations. The 
oYerall relative priority of al l operations is shmm in the f ollo•.:ing 
lable . 
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The playback parts of levels two and three, and of leYel one interrupt 
routines are essentially the same. They all interface to the foreground 
routine through a ring buffer. To access the buffer, two pointers are kept, 
one for the interrupt routine, and one for the foreground routine. A 
cou:1 ter is also kept to keep track of the number of i terns queued up in the 
b11ffer. Since the counter is used by both the interrupt routine and the 
for eground routine, some kind of mechanism is necessary to mutually exclude 
the j r accesses. This is done by using a read-modify-'l·•ri te eye le of the 
~-;cG8000 in ADDQ n.nd SL"BQ instructions. The foreground routine uses ADDQ to 
queue an i tern into the buffer, and the interrupt routine uses St"BQ to 
dequeue an item from the bLOffer. 
Before discussing the record routines in detail, the data structure 
used must be e~:plair.ed. The basic structure used in IGMS is an eight byte 
format shot-n in Table 4. 11. 
Table 4.11 IGMS eight byte data format 
Byte Contents 
1 Status byte 
2 Time stamp high 
3 Time stamp mid 
4 Time stamp low 
5 Data byte 1 
6 Data byte 2 
7 Duration high 
8 Duration low 
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The b~:-t. <':!S one through six represent t>hat is 1-:nmm as a ~UDI e...-ent . A :'-HDI 
event consists of one status byte follm.,ed by zero to two data bytes. These 
can be treated as one unit, thus only one time stamp is needed. For the 
status bytes that have zero or one data byte, either or both of bytes five 
and six are empt;; . This may seem like a waste of memory at first, but since 
the ma,jori ty of the ?-IIDI events are ~OTE ON and NarE OFF events \oo.·hich have 
tt-·o data bytes, it actually saves memory by eliminating the overhead needed 
for managing variable sized records. The next two by-tes, the duration, is 
also incorporated as a memory saver. The l{ey here is that most of the ~liDI 
events that tal~:e place are ~arE 0!1: and NarE OFF events. This will alw-a~-s be 
true regardless of the type of music. Therefore, the ~OTE ON and \.!OTE OFF 
status bytes are combined to save four bytes per combination . Specifically, 
each ~OTE ON event is paired t.-:ith a corresponding NarE OFF e\·ent (e\·er:--· 
no te must be turned off at some point~) and the duration cf the n0te is 
recorded. For all other ~IDI events, this duration is zero. The time ~,it 
of the duration t..;ord is the same as the time stamp. Thus the ma'{imum 
duration for a no te is 256 beats. In 4/-l time, this translate s to a note 6-i 
mPasures long. 
In order to come up with the eight byte format, each event recei\·ed 
must be checked for a NOTE OFF event, in which case the events previously 
r·ecei\·ed must be searched for a matching NOTE ON event. Then the duration 
must be computed and written. This takes up a great deal of time (relative 
to the frequency of ~IDI interrupts) , making it unfeasible to be handled by 
the ISR . To get around this problem, a separate data sturcture was adopted 
for the recording routines. This consists of b:y-tes one through six o f t he 
eight b:>-te f ormat shot.n previously. In fact, for st.atus b~-tes with no data 
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b~~es, b~~es five and six are nonexistent. \~· ith this data structure, the 
NOTE OFF event can now be handled just like any other event. A separate 
routine converts this data format to the eight byte data format after the 
record operation has been completed. The converted data gets stored in the 
destination address specified by the low common memory reservation table. 
Not mentioned before, in order to avoid confusion, is the fact that the 
interrupt routine stores the incoming data in the buffer area, also speci-
fied by the low common memory reservation table. Thus the conversion rou-
tine operates on the data in the buffer area (specified by a long word at 
location 18 in Table 4.5) and transfers the result to the proper place 
(specified by a long word at location 8 in Table 4.5) in memory. A flow 
chart for this routine can be found in Figure A.24. 
In addition to recording the :'-liDI events, the record interrupt routine 
is also responsible for echoing the received data to the output port so 
that the music can be heard by the player. This is t.,;here the locations tt.:o, 
three, four and five of Table 4.5. are used, since these dictate where the 
data is echoed. This echoing means that the interrupt routine will now have 
to act as a foreground routine and queue the event in the output buffer. 
This also creates an exclusion problem mentioned earlier. To elaborate on 
the nature of the problem, if the foregrow1d routine is manipulating a 
pointer, and an interrupt occurs and the ISR changes the same pointer, 
something will be lost when the foreground routine gets the pointer back. 
There is no direct feature in the :'-1C68000 to solve this problem. The onl~· 
way to maintain mutual exculsiveness is by disabling the interrupts wh i l e 
the pointers are being used in the f oreground routine. Spec ificall :c , ther e 
is a window in time when the pointer must not be altered by the int errupt 
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routines. The interrupts must be disabled t.;i thin this windo'-·· 
As an added feature, the events received can be changed on the fl~- . 
This is lrnot-n as ~IIDI filtering. Using this feature, some events can be 
ignored altogether or changed. However, the main reason for filtering while 
recei\·ing, as opposed to filtering after all data has been received, is to 
save memory. By choosing not to record certain events, memory can be saved. 
A good example of this is the pitch bend controller event of MIDI. \o.llenever 
the pitch bend t-·heel is moved on a synthesizer that supports it, the 7'-liDI 
data stream is filled ~-;i th infonnation on the position of that w-heel. 
t"nfiltered, this can really take up a lot of memory t--hen recording. IC?l..S 
uses a status table to map certain events to other events, or to ignore 
them. When a status byte is received, its value is used to index into this 
table. The contents of the location indexed has the ne\-' status byte, which 
is zero if that status byte is to be ignored. The channel information on 
the status byte is kept t.;hen indexing the table, so that mapping t o a 
different channel is also possible. 
A flo'"' chart showing the flow of the record interrupt service routine 
is shown in Figure A.25. In order to align the six byte data unit on ~ven 
boundaries, a zero byte is inserted as the second data byte for those 
events t.;i th only one data byte. Data units on even boundaries allah' the 
~!C68000 to access them using word or long ~o;ord operands, ~-;hich speeds up 
the accesses. 
4.2.1.3.5 MIDI record/playback foreground routine 
This is the routine that implements the playback of pre·1iousl:v 
recorded information. It allows the users to create multiple voice music b~­
playing one voice at a time. However, this routine is not within the scope 
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of this thesis, (but certainly is within the scope of I<?JS itself) and is 
not included here. Information on this routine will be included in the ADSL 
Fall 1987 report boolL 
4.2.2 SGU application software 
The responsibility of the SGU is to control all precesses of the 
system at a high level, except for controlling the graphics tenninal which 
it does directly. For the most part, this task can be best realized with a 
high level language. This is in direct contrast with the softt-;'"are for the 
~~IS~ which must be executed as fast as possible. And since the SGL1 monitor 
provides a completely transparent flow control supported serial I/0, only a 
few drivers are needed to implement the TRAP calls. All of the administr:J.-
ti...-e operations the SGt..: must do make the C programming language an ideal 
candidate. Thus the work done for the SGt.! application software is a com-
plete library of commands for the Tektronics 4107 tenninal, as well as some 
higher level routines and musical primitives routines. 
In working with the graphics interface for the IGMS, many difficulties 
t;ith the traditional music notaUon w·ere foreseen. Some of them are men-
tioned below. 
]. ~ote spacing: This is the main problem. The space between tHo successive 
notes is not linear, but rather logarithmic [13). This is compounded by 
the fact that wnen dealing with multiple staff voicing, the verticality 
must be maintained, i.e., all notes must line up vertically in time. 
Thus, the most. dense voice has to be isolated; its spacing must be 
computed before the notes can be displayed. 
2. Beaming of notes: There are too many rules for this to list here. Proper 
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beaming comes from knowing all of the rules and figuring out t..'hich rule 
to apply to a certain case. This involves analyzing the music and ma.kiP.g 
decisions that are not alt.~)~ concrete, a tough task for a computer. 
3. ~ltiple voices on a single staff: ~~en more than one voice is displayed 
on a single staff, stem direction rules do not apply. For one voice it 
is alt..~ys up, while for the other it is alt..ays down. This situation is 
easy to realize with a computer, but when chords are displayed on a 
single staff, as in piano music, there are many rules for lining up the 
notes vertically that are not so easy to implement on a computer. 
This discussion addresses just a fraction of the problems associated 
with the modern music notation display. There are numerous books on the 
subject of modern music notation, containing mostly suggestions on hot.· to 
notate music [8]. Suggestions are difficult to implement on a computer. 
To get around these problems, a new type of notation is being 
de,·eloped in ADSL. As mentioned in Chapter 1, this net.- notation is similar 
to that of the scrolls used in player pianos. However, some of the modern 
notation features are kept. For example, the staff and clef s:;mbols are the 
same. Thus a note on the lowest line in the treble clef is still E abm·e 
middle C. The familiar note head and stem notation is discarded in favor of 
a rectangle, whose height is 1/3 that of the spacing of the lines in a 
staff, and whose length is proportional to the note duration. ~ow, all of 
the measures are of equal length, and the spacing between two sucessive 
c ighth notes on the beat is alt..~ys the same regardless of the context. ~oh- , 
a ny t\.;o notes in different staves \-Jill ah-~ys line up verticall;.- if the:'-' 
ocC'..lPY the same time slot. An example of this notation is shot..n in Figure 
-L 1. 
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·Modern ·M VSI c. 
Noto.tion 
I G-MS 
N oto. t ion 
Figure 4.1 IGMS music notation 
Howe\·er, there is one slight problem with this notation. For notes 
that are really high or really low (ones that require multiple ledger 
lines), it \vill be hard to tell where the note is since a conventional 
ledger line ;.;ill be hidden behind the note. To alleviate this problem, a 
novel approach was taken, one that treats the ledger lines as a part of the 
sta.ff. An ad.di tional staff is stac ked on top of the treble cleff 1 and 
anothe r one is stacked below the bass cleff . The lines beb.;een the staves 
f;1!1ct.icn as ledger lines 1 but are now continuous. This is shm,r. in Figure 
-L2, l ocated at the end of this chapter. 
The little numeral eight on top of the treble clef in Figure 4.2 means 
t ha t i t is an octave higher than a regular treble c lef. Similarly, the 
eight below the bass clef means that it is an octa\·e lc~·e :::- than a r egular 
bas s clef. These cle f s;o.mbols are in accordance '"i th the standard mode r n 
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music notation. These four clefs cover the entire rar4e of a piano and 
more, thus ledger lines are no longer necessary. Using a color displa~· has 
its advantages; these shifted clefs can be of different colors to eliminate 
the numeral eight. The lines between staves can also be of different 
colors, to make the overall appearance of the staves resemble that of the 
traditional notation. Also, the accidentals can be removed b~· usir4 
different colored boxes for a regular note , a sharp note and a flat note. 
In addition to the com~Jete library of pertinent Tel{tronics ~107 
commands, the following primi t:.i ·;es arc implemented: the staff, the bass 
cleff, the treble c leff, the notes (filled boxes), and the measure lines. 
Also, some of the routines necessary to get information back from the 
terminal are implemented. All of these can be found in Appendix B. The 
program, joelib.c, contains impl ementations of ~107 commands that are 
repetitious and lengthy in nature. These are included in this thesis for 
completeness, and for their merit jn serving as an index on '~here to fi nd 
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The goals of this thesis t.tere to implement the IGMS hardware and 
provide the basic soft~are necessary for future development, as well as to 
provide an educational environment for the students. These goals have been 
met in all areas. The hardware of the IGMS shows an application of general 
purpose microprocessors to the highly specific area of capturing and dis-
playing music. The performance of the hardHare has met all of the e:-..-pecta-
tions and in some cases, exceeded them (the no wait state ~rultibus b}~e 
accesses, for example). ADSL has no~ a two processor MC68000 Multibus 
system ~•i th 256K byte of Rk'1 that can serve as the target machine for man~,­
future developments, not only in music but in other areas as ~ell. The real 
gem from this project, however, is the completely portable yet po~erful 
~~68000 monitor. This could (and should) be used for any future development 
in the lab around an ~68000 microprocessor. The application software 
~Titten for the IGMS should be a strong basis for further development of 
the 1~5. All of the time critical and tedious routines are up and running, 
leaving only the high level management routines to be developed. Also, the 
notation developed for 1~5 should make this task even easier. It 
Lepresents a different approach to music notation, one more suitable for 
computers. As for providing an educational environment, as many as six 
students have already worked on various parts of the project. Some have 
contributed greatly to the project, while some have not, showing that the 
project provided as much learning e:\.-perience as the student ~anted to get 
out of it. 
89 
5.1 Future Considerations 
Even though the ground w-ork has been laid dmm, there is still much 
worl\ to be done, mostly in software. In this section, the conceived overall 
softl~re picture will be presented in its original form. Also presented in 
this section are some possible enhancements to the hardware. 
5.1.1 Software enhancements 
The software implemented thus far is flexible enough to allah' anyone 
t-cmting to work on this project to finish the picture as they see fit, and 
the purpose of this section is to serve as a guideline only. 
5.1.1.1 MCMSU software data structure 
The eight b~~e data structure is actually a part of a larger data 
structure. Basically, this larger structure consists of tables to organize 
the basi c data unit into logical forms. The overall data structure can be 
thought of as a hierarchy of data structures. This is similar to the 
hierarchy of levels used in communications, with each level giving more 
information than the level right below it. In this case, the lm.:es t level 
is the actual ~IDI data. Thus the eight b:,.-te data unit is already s orr.e 
levels above it. The next level above the eight byte data unit lS the 
trach:, which is a collection of these eight b;v~e data units. In order to 
manage all the different tracks that exist in memory at one time, a 
directory is kept. This directory contains all of the information needed to 
locate any track and also tags each one with a ten character name. The 
director:-· is in a table format shm-n below as an example. 
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Table 50 1 Track directory 
Logical 
Tracl\: ~ Name Starting Address Length KS TS .. 
1 Blues Riff 600600 400 81 2 
2 Bass Line 600AOO 200 81 3 
( 1 Byte ( 10 Bytes 4 Bytes ( 4 B;'rrtes ( 1B) (lB) 
KS is the ll:ey signature and TS is the time signature. The logical 
track number allows the users to access a particular tracl\ b y a number. 
Since the tracll:s \.Jill get moved around through addition and deletion, the 
log i cal tracll: number may not equal the actual index of the track entn- in 
t he table. The size of a track is unlimited as long as it fits in memory 
somewhere. This puts a theoretical limit of 256K on a track, but in real ity 
the sizes are much smaller. 
The next level of data structure is not really a data structure at 
all. I t simply consists of pointers to different tracll:s and timer offsets . 
This level, called sequences, is a list of tracks. This has the basic 
features of ~hat makes a song. The user can string together a series of 




: track 1 track 2 : track 3 track 1 : 
----------------------------------------------------
----------------------------------------------------
Figure 5.1 Typical sequence 
\ ote that a track can be repeated, but since it is not actually stored in 
duplicates in memory , storage space is saved. Also note that t he tra.;l;; s 
need not be t he same length. In order for the M01SlJ to play th i s s equence , 
t.he t ime stamps in tracks 2, 3 and the second trad; 1 mus t be offset. (.-\11 
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time stamps within a tracl\: are referenced to the beginning of that tracl\. ) 
In terms of more commonly used computer data structures, a sequence is 
an array of pointers. Each entry points to one of the tracks, along with 
other information needed to manage a sequence. The actual array, 2 dimen-
sional in nature, is shown as a table bela,~· . 
Table 5.2 Table of sequences 
Sequence ~arne Number of Tracks Track List Time Offset List 
Masterpiece 5 * S 
Bach Rock 3 * S 
10 Bytes ) 1 Byte ( 20 Bytes ( 80 B}-tes 
The starred items above are twenty x one b)'-te items, while the dollar 
signed items are twenty x four byte items. If the number of tracks is t, 
then the number of entries in the track list is also t, as each ent~y is a 
one byte item representing the logical tracl\ number. The number of entries 
w the t ime offset list column is 4 as each is a 4 byte time offset. 
The final level of hierarchy 1s a song. A song is a collection of 
sequences that are to be played in parallel. The MC-lSL' has 4 ports dedi-
catc.'Cl f or :-1IDI, and each one is assigned to a particular sequence . Thus a 
song can have up to 4 sequences. A song also specifies a mapping between 
the S <~q",.lences and ports. This is a one to one mapping to relax soft'h-are re-
CJ.Uirements. A song is also in t he f orm of a table shown belm.;. 
Table 5.3 Song table 
List of 4 Sequences List of 4 r~pping ~umbers 
:Jy Song 1 3 2 6 1 4 2 3 
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The abo': e example shows a song called ''My Song" that consists of 
sequences 1 , 3, 2, 6, with sequence 1 playing on port l, sequence 3 pla~-ing 
on port ~. etc. The sequence number corresponds to the index in the 
sequence table, and thus is transparent to the user. A sequence number -1 
specifies an empty sequence, or not playing on that port. 
5.1.1.2 MCMSU Hard disk operations 
:\o mention of the driver softw"3.re for the PC hard disk interface tm.s 
made 1n the body of this thesis because the driver is trivial. The p~o­
cessor simply has to access the data port on the PI/T. Al thow;h an 
interrupt is provided for the parallel interface, it is not really needed. 
Cseful functions to have for this interface would be: read file, t~rite 
file, scru1 directory, cop~ file, rename file and delete file. The bare 
essential functions here t,;ould be the first two, as the rest can be done b~­
the program running on the PC. 
5.1.1.3 SGU software 
The re are many useful features of the Tektronics 4107 terminal that 
carl be used to the IGMS' s advantage. The most prominent one is the use of 
segments in drawing. Enough segments are supported such that each note can 
be assigned to a segment. Then in editing the display, the GIX (graphics 
input device) pick function can be used to identify the particular note 
being accessed . The note can then be modified. The terminal also supports 
multiple surfaces, or a collection of bit planes in graphics memory. These 
ca.'1 be used to control several images at one time. Also, a surface can be 
:l!ade invis :i ble. TI1is can be used to dedicate a drm.;ing surface as a menu 
sc reen, h·hich can be made visible with one command, as needed. In order to 
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f'-lll y utilize the color capabilities of the terminal, no more than t~.;o 
surfaces should be used, as the number of colors available is exponentiall~-­
dependent on the number of bit planes dedicated to that surface, i.e., one 
bit plane gives two colors, two bit planes give four colors and so on. The 
windowing capability of the terminal can be used to separate the 4096 by 
4096 graphics area into four quadrants of 2048 by 2048 pixels. Then by 
hrriting to the other quadrant of graphics memory, the screen can be 
switched instantly to another quadrant when it becomes ready. With the 
library of commands provided, students should be able to e~~riment with 
the capabilities of the terminal to best suit the system. 
5.1.2 Hardware enhancements 
There are a few enhancements that can be made to the hardh'are as >-·ell. 
TI1ese are listed below: 
1. Change the 6850 ACIAs to the 68681 Dl'ARTs, as used by the SGC. B;'>· using 
the DU.-\RT, two things can be gained. First, the actual memory c:vc l e time 
needed to access the serial port would be reduced. Since the 6850 uses 
a'1 ;>16800 type interface, the access time of the chip is reduced b~,. 
roughly fifty percent. This amount does make a difference in the 
processor utilization in the interrupt service routines. Second, and 
more important, the DUART receiver is double buffered. This means tha t 
t he receiver interrupts are much less lih:ely to be missed, and the 
timing requirements of the interrupt service routines is rela~ed. Thes e 
chi ps also have timers built in which can be used to generate separate 
interrJpts. One immediate application of this timer interrupt is to 
pro\·ide an automatic :\OTE OFF event t:r·::msmi ssion by writing the durati on 
of the note into the timer. 
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2. .-\ hard h-are timer can be bui 1 t to replace the PI/T. This t-·ould eliminate 
the timer interrupt, giving bad\ approximately four percent of the 
processor time, and also free up registers DO and Dl for other use. 
3. A mouse can be installed on the serial channel B of the SGL'. The 
joystick on the terminal itself is functional, but is limited in 
flexiblity due to the lack of speed control. Sometimes it is difficult 
to place the cursor exactly at the desired point on the screen. Any type 
of serial mouse can be used here. 
-L '-1ore keyboards can be added to the system, thus utilizing its abilit;-{ to 
record from separate sources simultaneously. There is a bass pedal i n 
the lab that could be built into a r-liDI source. Also, the current 
keyboard could be converted so that it is velocity sensi ti , -e . This has 
been tried several times in the past 1-1 i th no success, making the project 
that much more re'h'arding, if successful. 
::> . ~lore memory boards could be added to the system. The current 256K of 
memor y can record roughly 32K notes, ignoring the overhe ad. This. as 
ample as it may seem, can always be increased. 
With enhancements one and t~o above alone, the difference should be 
great enough so that more :"'IDI ports can be used for input. This is _just a 
partial list of possible enhancements and additions. The nature of this 
pt'oject is such that it will go as far as an~-one is willing to take it. 
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The following pages contain schematics of all of the hardware 
developed for the IGMS. The order of the diagrams reflect their order of 
appearance in the text. The notation used is standard and adheres to the 
following points. 
1. All chips are labeled using Uxx, where xx is a number. These are used to 
locate the chip on the board. 
2. All signals that were described in the text are labeled accordingly, but 
use the bar above the signal name to indicate the negative logic nature, 
as opposed to the slash. 
3. All resistors used are lK, l/4W unless otherwise labeled. 
4. All off board connectors are labeled with a pin number, sometimes with a 
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Table A.l SGU parts list 
Number Part Description 
Ul 8 MHz Oscilator TTL Compatible Clock generator 
U2 74l.SOO Quad 2 input NAND gate 
U3 74l.Sl48 8 to 3 priority encoder 
U4 74l.S06 Hex open collector inverter 
t:5 74l.S241 Octal bus driver 
U6 74l.S74 Dual D Flip flop 
U7 74l.S04 Hex inverter 
us 74Al.Sl0 Triple 3 input NAND gate 
U9 74F32 Quad 2 input OR gate 
UlO 74I.S240 Octal inverting bus driver 
Ull MC1488 Line driver 
Ul2 MC1489 Line receiver 
Ul4 74LS148 8 to 3 priority encoder 
Ul5 74LS240 Octal inverting bus driver 
U16 74LS240 Octal inverting bus driver 
U17 74LS240 Octal inverting bus driver 
Ul8 MC68681 Motorola DUART 
U19 8286 Octal bus inverting transceiver 
U20 8286 Octal bus inverting transceiver 
U21 74LS174 Hex D Flip flop 
V22 MC68000L8 Motorola 16/32 bit microprocessor 
U23 74F138 3 to 8 decoder 
U24 74LS151 8 to 1 multiplexer 
U25 74ALSOO Quad 2 input NAND gate 
U26 74ALS04 Hex inverter 
U27 74ALS10 Triple 3 input NAND gate 
V28 74F32 Quad 2 input OR gate 
U29 74ALS27 Triple 3 input NOR gate 
* 
U30 27128A 16K by 8 E:I'Ra'1 
* 
U31 27128A 16K by 8 EPR.CM 
U32 74F04 Hex inverter 
U33 74ALS27 Triple 3 input NOR gate 
$ U34 27128A 16K by 8 EPRa1 
5 U35 27128A 16K by 8 EPRa1 
U36 74LS74 Dual D Flip flop 
U37 74F04 Hex inverter 
# t:38 HM6264-Ll5 BK by 8 Static RAM 
# t:39 HM6264-L15 8K by 8 Static RA~ 
Notes: * these are jumper selectable for larger :EPRCMS upto 64K by 8 
$ these are also jumper selectable for larger EPR0.'1S as well as 
Rk'1 chips 
# these can be replaced by the 32K by 8 Static ~5 
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Figure A.7 MCMSU memory section 
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Table A.2 MCMSU parts list 
Part 
















































Quad 2 input XOR gate 
Dual 4 input NAND gate 
Octal inverting bus transceiver 
Octal D F/F 
Octal Latch 
Octal inverting bus driver 
Octal inverting bus transceiver 
Octal inverting bus driver 
Octal noninverting bus driver 
Octal inverting bus driver 
Octal inverting bus driver 
Dual D F/F 
Quad 2 input ~~ gate 
Quad bus drivers 
Quad D Latch 
Octal inverting bus driver 
Octal noninverting bus driver 
Triple 3 input NOR gate 
Quad 2 input OR gate 
Hex inverter 
Hex inverter (open collector) 
Octal noninverting bus driver 
Motorola 68000 microprocessor 
Octal noninverting bus transceiver 
Octal noninverting bus driver 
Hex inverter 
Triple 3 input NAND gate 
3 to 8 deccxier 
8 input NAND gate 
Hex D F/F with CLEAR 
Quad 2 input NA~ gate 
3 to 8 deccxier 
8 to 3 priority enccxier 
Dual D F/F 
Quad 2 input NAND gate 
Quad 2 input OR gate 
Quad 2 input OR gate 
8 input ~TI gate 
16K by 8 EPR01 
16K by 8 EPR01 
Dual D F/F 
Triple 3 input NANTI gate 
Hex inverter 
32K x 8 Static RAM 
32K x 8 Static RAM 
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Table A.3 MCMSU I/0 parts list 
Ntunber Part Description 
Ul 74LS245 Octal bus transceiver 
U2 MC68230L8 PI/T 
U3 74LS240 Octal buffer 
U4 74LS240 Octal buffer 
us 74LS240 Octal buffer 
t:6 74LS245 Octal bus transceiver 
U7 74LS240 Octal buffer 
t:14 74LS138 3 to 8 decoder 
Ul5 74LS161 4 bit counter 
U16 MC6850 ACIA 
Ul7 MC6850 ACIA 
Ul8 MC6850 ACIA 
Ul9 74LS04 Hex inverter 
U20 CH Component header 
U21 74LS04 Hex inverter 
l!22 74LS04 Hex inverter 
U23 CH Component header 
U24 CH Component header 
U25 CH Component header 
U26 CH Component header 
U27 MC6850 ACIA 
t:28 MC6850 ACIA 
U29 MC6850 ACIA 
U30 74LS04 Hex inverter 
l'31 CH Component header 
U32 74LS04 Hex inverter 
U33 74LS04 Hex inverter 
U34 CH Component header 
U35 CH Component header 
U36 NC1488 Line driver 
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Figure A.18 Common memory board memory bank B 
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Figure A.19 Common memory board component layout 
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Table A.4 Common memory board parts list 
Number Part Description 
Ul HM6264P-15 8K by 8 Static Ram 
U2 HN6264P-15 8K by 8 Static Ram 
U3 HM6264P-15 8K by 8 Static Ram 
U4 HM6264P-15 8K by 8 Static Ram 
U5 HM6264P-15 8K by 8 Static Ram 
U6 HM6264P-15 8K by 8 Static Ram 
U7 HM6264P-15 8K by 8 Static Ram 
us HM6264P-15 8K by 8 Static Ram 
U9 HM6264P-15 8K by 8 Static Ram 
UlO HM6264P-15 8K by 8 Static Ram 
Ull HM6264P-15 8K by 8 Static Ram 
U12 HM6264P-15 8K by 8 Static Ram 
Ul3 HM6264P-15 8K by 8 Static Ram 
U14 HM6264P-15 8K by 8 Static Ram 
U15 HM6264P-15 8K by 8 Static Ram 
Ul6 HM6264P-15 8K by 8 Static Ram 
U17 74ALSOO Quad 2 input NAND gate 
Ul8 P8226 Quad inverting bus transceiver 
Ul9 P8226 Quad inverting bus transceiver 
U20 74ALSOO Quad 2 input NA~ gate 
U21 P8226 Quad inverting bus transceiver 
U22 P8226 Quad inverting bus transceiver 
U23 74F138 3 to 8 Decoder 
U24 74l.S02 Quad 2 input NOR gate 
V25 74Al.S04 Hex inverter 
U26 74I.S243 Quad bus transceiver 
U27 74l.S240 Octal bus driver 
U28 74I.S74 Dual D Filp flop 
U29 74I.S06 Hex open collector inverter 
U30 74ALS10 Triple 3 input ~~ gate 
U31 74ALS86 Quad 2 input XOR gate 
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Figure A.21 PC interface board component layout 
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Table A.4 PC interface board part list 
Ntunber Part Description 
Ul 74LS240 Octal bus driver 
U2 74LS240 Octal bus driver 
U4 74LS240 Octal bus driver 
U6 74LS245 Octal bus transceiver 
U7 8285 Intel Programmable Peripheral Interface 
U8 74ALS86 Quad 2 input XOR gate 
U9 74ALS86 Quad 2 input XOR gate 
UlO DIP Header 8 2.2K Resistors 
Ull DIP Switch 8 SPST Switches 
U12 74LS30 8 input ~~~ gate 
U13 74LS32 Quad 2 input OR gate 




The following pages contain the listings of the softw~re developed for 
the Ic::ii-lS. The order of the listings reflects their order of appearance in 
the text. Also contained in this appendix are the flow charts discussed in 
Chapter 4. 
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MC68000 ASK REV: 1.5 - COPYRIGHT BY MOTOROLA 1978 
SGU Monitor version 4.3 Written by Joe Hwang 
2 NO PAGE 
3 LLEN 130 
4 lllllltltlttttttttltlttlltlllllllltttlllllllllllllllllllllllllltllltlttltlt 
5 l l 
6 t SGU MONITOR VERSION 4.3 
7 t OPERATING SYSTEM FOR THE SUPERVISOR UNIT FOR THE IGHS 




12 t EQUATES 
13 t FOR THE MC68681 DUART 
14 t 
15 00800001 MRA EQU $800001 ;MODE RKGISKR A 
16 008 00003 SRA KQU $800003 ;STATUS REGISTER A 
17 00800003 CSRA EQU $800003 ;CLOCK SELECT REGISTER A 
18 00800005 CRA EQU $8000 05 ;COHHHAND REGISTER A 
19 00800007 RHA EQU $800007 ;RECEIVER BUFFER A 
20 00800 007 TBA EQU $800007 ;TRANSMIT BUFFER A 
21 00800009 IPCR EQU $800009 ;INPUT POR~ CHANGE REGISTER 
22 008 0000 9 ACR EQU $800009 ;AUIILLARY CONTROL REGISTER 
23 00800008 ISR EQU $800008 ;INTERRUPT STATUS REGISTER 
z~ 00800008 IHR EQU $800008 ;INTERRUPT MASK REGISTER 
25 00800011 MRB EQU $80001 1 ;MODE REGISTER B 
26 00800013 SRB EQU $8 00013 ;STATUS REGISTER B 
27 00800013 CSRB EQU $800013 ;CLOCK SELECT REGISTER B 
28 0080 001 5 CRB EQU $80 0015 ;COMMAND REGISTER B 
29 00800017 RBB EQU $800017 ;RECEIVE BUFFER B 
30 008 00017 TBB BQU $80001 7 ;TRANS~IT BUFFER B 
31 0080 0019 IVR EQU $800019 ;INTERRUPT VECTOR REGISTER 
32 00800018 OPCR EQU $80 00 18 ;OUTPUT PORT CONFIGURATION REGISTER 
33 Q080001D OPRS EQU $80001D ;OUTPUT PORT SET REGISTER 
34 00 8000\F OPRR EQU S80001F ;OUTPUT PORT RESET RSGISTER 
35 
36 00200000 RAHSTR EQU $200000 ;BEGINNING OF RAM ADDRESS SPACE 
37 0020FFFF RAIIEND EQU $20FFFF ;END OF RAK ADDRESS SPACE 
38 00003000 APP ON EQU $3000 ;APPLICATION PROGRAM IN ERPOM FLAG 
39 l ;: 'Y' IF PRESENT, 
40 l ;: 'N' IF NOT PRESENT. 
41 00003002 APP_8TART EQU $3002 ;START OF APPLICATION PROGRAH 
H 
43 l 
H l EQUATES FOR THE LOV RAM RESERVATIONS 
45 l THESE ARB USED TO HANDLE APPLICATION SPBC~FIC EXCEPTION ROUTINES 
45 l STARTS AT ZOOOOO 
47 t AND LOOKS LIKE THIS 
48 




SGU Monitor vers~on 4.3 Written by Joe Hwang 
51 t 200000 . 20000B EICEPTION ROUTINES 
52 t 20000C · 2000FF RESERVED 





BUSJRROR EQU RAKSTR ;BUS ERROR 
57 00200006 _ADDRJRROR EQU RAMSTR+6 ;ADDRESS ERROR 
58 0020000C _ZERO_DIVIDE EQU RAMSTR+12 ;ZERO DIVIDE 
59 00200012 _DUART_ISRl EQU RAMSTR+18 ;DUART INTERRUPT ROUTINE 1 
60 00200018 _DUART_ISR2 EQU RAMSTR+24 ;DUART INTERRUPT ROUTINE 2 
61 00200018 
-
DUART _ISR3 EQU RAMSTRt30 ;DUART INTERRUPT ROUTINE 3 
62 00200024 _DUART_ISR4 EQU RAMSTR+36 ;~UART INTERRUPT ROUTINE 4 
63 
64 
65 t EQUATES FOR INPUT BUFFER AND TOKEN BUFFER AND REGISTER BUFFER 
66 t 
67 t MEMORY ALLOCATION FOR REGISTER STORAGE 
68 
69 REG_S_RND : RBG_S_START t 74 
70 
-----------------
71 A6 REG_S)TART t 70 
72 A5 REGJ_START t 66 
73 A4 REGJJTART t 62 
H A3 RBGJJTART + 58 
75 A2 REGJ_START t 54 
75 A1 REG S START t 50 
77 AO REGJJTART + 46 
7B D7 REG S START t 42 
79 06 REG_3_START t 38 
80 D5 REG S START ~ 34 
21 D4 REGJJTART + 30 
82 D3 REG S START t 26 
83 D2 REGJJTART + 22 
84 Dl REG_S_START + 18 
85 DO RBG_SJTART t 14 
86 PC REGJJTART t iO 
87 I PSW REG _s JTART t 8 I 
ss USER SP REGJ_START t 4 




92 00000080 IBUFF_SIZE EQU sao ; CO~MAND INPUT BUFFER s:zE (: l28d / 
93 00000300 IBUFAJIZE EQU $300 ;PORT A INPUT BUFFER SIZE (: 76ed ) 
94 00000300 OBUFA_SIZ& EQU $300 ;PORT A OU TPUT BUFFER SIZE i : 768d ) 
S5 00000080 IBUFB JIZE EQU $80 ;PORT B INPUT BUFFER SIZE (: 123d) 
96 00000080 OBUFBJIZE &QU $80 ;PORT B OUTPUT BUFFER SIZE ( :12~d ) 
37 
98 0020FF80 I BUFF JTART EQU RAMEND·IBUFF_SIZE+l ;STARTING ADDRESS OF COMMA~D BUFFER 
95 00 20FFFF IBUFF _END EQU RAHEND ;ENDING ADDRESS OF COMMAND EUFFBR 
100 0020FC80 IBUFA_START EQU IBUFF_START-IBUFA_SIZ~ ;STARTING ADDRESS OF rNPUT A BUFFER 
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101 0020FF7F IBUFA_END EQU IBUFF_START-1 ;ENDING ADDRESS OF INPUT .A BUFFER 
102 0020F980 OBUFAJTART EQU IBUFA_START·OBUFA_SIZE ;STARTING ADDRESS OF OUTPUT A BUFFER 
103 0020FC7F OBUFA_END EQU IBUFA START-1 ;ENDING ADDRESS OF OUTPUT A BUFFER 
104 0020F900 IBUFBJTART BQU OBUFA_START·IBUFB_SIZE ;STARTING ADDRESS OF INPUT B BUFFER 
105 0020F97F IBUFB_END EQU OBUFAJTART·l ;ENDING ADDRESS OF INPUT B BUFFER 
106 0020F880 OBUFB_START BQU IBUFB_START·OBUFB_SIZB ;STARTING ADDRESS OF OUTPUT B BUFFER 
107 OO~OFBFF OBUFBJND EQU IBUFBJTART-1 ;ENDING ADDRESS OF OUTPUT B BUFFER 
108 0020F800 TOKEN_START EQU OBUFB_START·IBUFF_SIZE ;START OF TOKEN BUFFER 
109 0020F87F TOKEN_END EQU OBUFBJTART-1 ;ENDING ADDRESS OF BUFFER 
110 
Ill 0020F7FC MIAPOINT EQU TOKENJTART-4 ;MAIN INPUT A BUFFER POINTER 
112 0020F7F8 KOAPOINT EQU KIAPOINT-4 ;MAIN OUTPUT A BUFFER POINTER 
; I~ 0020F7F4 IIAPOINT EQU KOAPOINT-4 ;INTERRUPT INPUT A BUFFER POINTER 
lH 0020F7FO IOAPOINT EQU IIAPOINT-4 ;INTERRUPT OUTPUT A BUFFER POINTER 
i15 0020F7RC KIBPOINT E~U IOAPO:NT-4 ;MAIN INPUT B BUFFER POINTER 
116 0020r7E8 MOBFOINT EQU MIBPOINT-4 ;MAIN OUTPUT B BUFFER POINTER 
i 17 OOZOF7E4 IIBPOINT EQU MOBPOINT-4 ;INT~RRUPT INPUT B BUFFER POINTER 
; 1 s 0020F7EO IOBPOINT EQU IIBPOINT-4 ;INTERRUPT OUTPUT B BUFFER POINTER 
119 
i20 oozo~m REG_S_END EQU IOBPOINT ;END ADDRESS OF REGISTER ~UMP 
'~' ! w .i 0020F7 96 EEG_S_START EQU REG _s _END· 74 ;STORAGE OF APP. PROGRAM REG:STERS 
. '? l ~w OO ZOF794 USER _PRG _ON EQU REG S START-2 ;USER PROGRAM ON FLAG 
!23 
124 OOOO~OOA NUM_OF_BRS EQU 10 ;NUMBER OF BREAKPOINTS 
1'' 
'" 
0020F78E BR_RNil EQU USER _PRG _ON- 6 ;END OF BREAKPOINT TABLE (THE LAST ENTRY : 
125 0020F7 58 SR_START EQU BR_END-(NUK_OF_BRS-1)16 ;START OF BREAKPOINT TABLE 
127 0020F756 TR_DUR_BR EQU BRJTART-2 ;FLAG FOR TRACE DUR:NG EXECUTION W/BREAKFOiNTS 
!23 
129 onoF755 OXON_FLAG EQU TR_DUR_BR-1 ;FLAG FOR ION-OUTPUT 
i30 OC20F7 54 UON_FLAG EQU OION FLAG·i ;FLAG FOR ION-INPUT 
; 31 0020F753 TX JON _FLAG EQU IION _FLAG·! ;FLAG FOR TRANSMITTER XON /IOFF 
132 
133 OO~OF7 50 AINUMCUE &QU TI_ION_FLAG-3 ;PORT A INPUT QUEUE SIZE 
134 OOZOF74E AONUMCUE EQU AINUM SUE -2 ;PORT A OUTPUT QUEUE SIZE 
1 ~. vO ~020F74C BINUMCUE BQ U AONUMCUE-2 ;PORT B INPUT QUEUE SIZE 
136 OOZOF74A BONUMCUE EQU BINUKCUE-2 ;PORT B OUTPUT QUEUE SIZE 
137 OOZOF748 DUI_MASK EQU BONUMCUE·Z ;DUART INTERRUPT MASK 
i38 
:39 0020F746 MONJP EQU DUI MASK-2 ;STACK POINTER FOR THE MONITOR 
140 OOZOF546 USER S? EQU MONJP-$200 ;USER STACK POINTER 
i41 
142 1 
143 t MISCELLANEOUS EQUATES FOR THE PROGRAM 
144 1 
:45 00000000 CR EQU SOD ASCII CODE FOR CARRIAGE RETURN 
146 OOOOOOOA LF EQU SOA ASCII CODE FOR LINE FEED 
147 ~OOOOOZG SPACE EQiJ $20 ASCII CODE FOR SPACE 
143 oooo~oos BS gQu $08 ASCII CODE FOR BACKSPACE 
!49 OOOOOOi F RUB OUT EQ~ $7F ASCII COD& FOR RUB OUT 
1H, 
J• V OOOOOC2E DOT EQU SZE ASCII CODE FOR PERIOD 
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!51 0000003A COLON EQU $3A ASCII CODE FOR COLON 
!52 00000020 HYPH EQU $2D ASCII CODE FOR HYPHEN 
!53 00000023 POUND EQU $23 ASCII CODE FOR 't' 
!54 00000007 BELL RQU $07 ASCII CODE FOR BELL 
!55 00000028 LPARAN EQU us ASCII CODE FOR LEFT PARANTHESEE 
156 00000029 RPARAN EQU $29 ASCII CODE FOR RIGHT PARA~THESEE 
!57 00004AFC BREAKPOINT EQU UAFC ILLEGAL INSTRUCTION OP~ODE 
158 00000011 ION EQU $11 DC! (FOR FLOW CONTROL ) 
159 00000013 IOFF EQU $13 DC3 (FOR FLOW CONTROL ) 
160 000002&2 U_THRES EQU IBUFA_8IZE-30 UPPER THRESHOLD (FOR FLOV CONTROL) 
161 000002CR L THRBS EQU IBUFAJIZE-50 LOWER THRESHOLD (FOR FLOW CONTROL) 
162 00004EF9 JMP EQU $4EF9 JUMP INSTRUCTION OPCODE 
!53 • 
164 l START OF CODE IS HERB 
165 l VECTORS 
166 
167 00000000 ORG $0 
168 000000 002 0F7 46 DC.L MON SP STACK POINTER 
169 00000 4 000004 00 OC.L $4 00 PROGRAM COUNTER 
170 00~008 00200000 OC.L BUS ERRCR BUS ERROR 
-171 00000C 00200006 OC.L 
-
ADDRJRROR ADDRESS ERROR 
172 000010 00001EC8 DC.L ILL_INSTR ILLEGAL INSTRUCTION 
173 000014 0020000C DC.L 
-
ZERO _DIVIDE ZERO DIVIDE 
!74 0000!8 00001EE4 DC.L CHK_INSTR CHK INSTRUCTION 
17~ OOOO!C OOOO!EFO DC.L TRAPV _INSTR TRAPV INSTRUCTION 
175 000020 00001EFC DC.L PRIV ERROR PRIVILEGE VIOLATION 
177 00002 4 00001F08 DC.L TRACE TRACE 
178 000028 0000 1F62 OC.L LINE_EMU LINE 1010 EK~LATOR 
179 00002C 00001F62 DC.L LINE_EHU LINE 1111 EHULATCR 
!80 
181 0000003C ORG $03C 
182 00003~ COOOi FSE OC.L NOVEC_ERROR uNINITIALIZED INTERRUPT VECTCR 
~82 
184 00000060 ORG $6 0 
185 000 060 00001F7A DC.L NOINT ERROR SPURI OUS INTER&UPT 
186 000064 OOOOJF86 DC.L LEVELl_ISR LEVEL ! AUTOVECTOR 
187 000068 00 001FEA OC.L LEVELZ_ISR LEVEL 2 AUTOVECTOR 
188 00006C OOC01F8E DC.L LBVEL3 _IS& LEVEL 3 AUTOVESTOR 
!89 000 070 00001F92 DC.L LEVEL4_ISR LEVEL 4 AUTOVBCTOR 
:90 OOC0 74 00001F96 OC.L LEVELS_ISR ~EVEL 5 AUTOVECTOR 
191 00 0078 00001F9A DC.L LEVELO_ISR LEVEL S AUTOVECTOR 
192 00 007C 00001F9E OC.L LEVEL? _ISR LEVEL 7 AUTOVECTOR 
i93 000080 00002186 DC.L TRAPO,TRAP1,TRAP2,TRAP3 
194 000090 00001FAE DC.L TRAP_INSTR,TRAP_INSTR ,TRAP_INSTR,TRAP_INS TR 
155 OOOOAO 00001FAE DC.L TRA?_INSTR,TRAP_INSTR,TRAP_INSTR,TRAP_INSTR 
lg6 000080 00 001FAE DC.L TRAP_INSTR,TRAP_INSTR,TRAP_INSTR,TRAP_INSTR 
i97 
198 00~00100 ORG $100 
199 000100 00200012 DC.L 
-
DUART_ISR1 68681 DUART INTERRUPT SERVICE R0UTINE 1 
200 000104 00200018 OC.L 
-
DUART_ISR2 68681 DUART INTERRUPT SERVICE ROUTINE 2 
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201 000108 OOZ0001E 
202 00010C 00200024 
203 0001!0 00001F6E 
204 000120 00001F6E 
205 000130 00001F6B 
206 000140 00001F6E 
207 000150 00001F6E 
205 000160 OOOG1FSE 
209 000170 OOOD1F6 B 
2i0 000180 00001F6E 
211 000!90 00001F€E 
212 0001AO OOOO!FSE 
2i3 000180 OCOO!F6E 
21~ OOO!CC 00001F6E 
215 000 100 OOOD!F6E 
~i6 OOO lEO OOOO!F6E 
~17 OOO!FO OC001F6B 
2!8 00 0200 00001F6E 
219 000210 00001F6E 
220 003220 00001F6E 
221 00 0230 OOOO!F6B 
222 000240 00001F6E 
~23 00 0250 OOOOIF6E 
Z24 000 26 0 OOOOiFSE 
215 000270 OC0 01F5E 
225 00023 0 GOG0 1F6E 
22? 00 02~0 00001F6E 
222 0002AO 00001F6E 
229 OOOZBO OOOOIF6 E 
230 0002CO 00001F6E 
231 000200 OOOO!F6B 
232 0002EO OOC01F5E 
233 00 02F0 OCOO!F6E 
234 000300 00001F6R 
235 000310 00001F6E 
236 000320 00001F6E 
237 000330 OOOOIFSE 
238 000340 OOOO!F6E 
239 000350 00001F6E 
240 000360 00001F6E 
2?1 000370 00001F6E 
242 000380 00001F6E 
243 000 390 OOOO!F6B 
244 00 03AO OOOOIF6E 
245 0003BO OCOC iFSB 
245 0003CO 00001F6E 
!47 ~D03JO 0000!?5& 
24! ~0 03 E D JDO GIPEE 




















































_DUART_ISR3 68&81 DUART INTERRUPT SERVI CE RO UTINE 3 














NOVEC _ERROR,IIOVEC _ERROR, NOVEC _ERROR, NOVEC _ERROR 
NOVEC _ERROR I NOVEC _ERROR I NOVBC _ERROR, NOVKC _ERROR 
NOVEC_ERROR,NOVEC_ERROR,NOVBC_ERROR,NOVEC_ERROR 
WOVEC _ERROR, NOVEC JRROR, N.OVEC _ERROR, NOVEC _ERROR 
NOVEC_BRROR,NOVEC_ERROR,NO'IE~_BRROR,NOVEC_BRROR 
NOVEC _ERROR, NOVEC _ERROR, NOVEC _ERROR, NOVEC _ERROR 
NOVEC_ERROR,NOVBC_ERROR,NOVEC_EREOR,NOVEC_EP.ROR 
NOVECJRROR,NOVEC_BRROR,NOnC_EP.ROR,NOVEC_ERROR 
NOVEC _ERROR, NOVEC _ERROR, NOVEC _ERP.OR,liOVEC _ERROR 
NOVEC_ERRJR,NOVEC_ERROR,NCVEC_ERRCR,NOVEC_ERROR 
NOVEC_ERROR,NOVEC_ERRCR,NOVKC_3RROR,NOVBC_ERROR 





















NOVBC_ERROR,NOVE C_E RROR, NOVEC_EERCR, NOVEC _ERROP. 
NOVEC_ERROR,NOVEC_ERROR,NCVEC_ERROR ,NOVEC_ERROR 
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251 *'***'*'***'*''****''*'''***'**'*'*****'**llttlllllltllltttlittlltl,tltitit 
252 
253 START OF THE CODE IS HERB 
254 




259 000400 61001054 
250 000 404 6100119A 
261 000408 61001108 
262 00040C 61000AF4 
26~ 00 0410 61 0001D6 
264 000 414 4SFC2200 
265 000418 OC3800593000 
266 0004 1E 67002BB2 
267 000422 6!00101C 
268 000 426 41F8166E 
269 G ~O (!A 61000FD8 
270 00042E 51001 010 
:7: 000432 61001 00C 
272 000436 41F8169C 









































INITIALIZE VECTORS IN RAM 
INITIALIZE DUART 
INITIALIZE USER REGISTERS 
CLEAR ALL BREAKPOINTS 
RELEASE HULTIB US MASTERSHIP 
LIFT INTERRUPT MASK 
APPLICATION PROGRAM PRESENT? 
YES. RUN IT. 
WRITE MONITOR HEADER 
WRITE MENU 
&&t&ttt&tltllllllltllttttJttllllllttllllttttlltllltlttttttltlltllltlllttlll 
FETCH: THIS IS THB MAIN CQ~MAND PROCESSOR LOOP. GETS A COMMAND LINE 
FROM THE USER AND LOOK UP THE COMMAND IN THE COMMAND TABLE. t 
IF FOUND, JUMP TO THE CORRESPONDING COMMAND PROCESSOR ROUTINE. l 
THERE IS ONE GLOBAL REGISTER, AND THAT IS AO. THIS IS USED TO l 
POINT INTO THE INPUT BUFFER AND MUST NOT BE DBST&OYED. 
28Z t 
:83 ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt 
284 00043E 2E780000 FETCH: MOVB.L O,SP INITIAZE STACK POINTER 
Z25 000442 61000E73 BSR GBTCOHLINE GET A COMMAND FROM THE USER 
Z86 000446 207C0020FF80 MOVBA.L tiBUFF_START,AO LOAD AO WITH START OF BUFFER 
287 00044C 61000F14 BSR GB!_TOKEN GET FIRST TOKEN iCOKMA~D ) 
238 000450 247CC000049C COMK_MATCH MOVEA.L tCOKTAB,A2 A2 IS POINTER TO COMMAND TABLE 
289 000456 227C0020F800 COMK_HZ MOVBA.L tTOKBN_START,A1 A1 IS POINTER TO TOKEN 
290 00045C 6JOOOEC2 BSR CHP_STRING COMPARE 
291 000460 OCOOOOOO CMPI.B #O,DO HATCH? 
292 000464 670000i4 BEQ COMK_H1 YES 
293 000463 D5FCOOOOOOOB ADDA.L t14,A2 TRY NBIT COMMAND 
294 00 046E B5FC000005C2 CHPA.L tCOMTAB_END,A2 END OF TABLE? 
295 00 0474 66EO BNE COHH_M2 NO 
296 000476 6000000E BRA BADCOH YES ... ERROR 
297 00047A D5FCOOOOCOOA COHH_Hl ADDA.L tlO,A2 GET ADDRESS OF C~MHAN D EANCLER ROU7INE 
298 000480 2652 HOVEA.L (A2 ),A3 JSR TO IT 
299 000482 4E93 JSR (A3 ) 
300 000484 6088 BRA FETCH DO !T AGAIN 









309 ooom ms 
310 000438 6JOOOFB6 
311 00048C 41FS19E5 
312 000490 61000F72 
312 00 0494 61000FAA 
31! 000498 205F 










325 00049C 00000000 
3~6 · OO OCQ ~9C 
3Z7 
328 ooom 01 
329 0004A6 000009 4C 
330 0004AA 01 
331 000484 OOOOOA82 
m ooom oo 
333 0004CZ OOOOOC6C 
334 ooo ~cs 01 
335 000400 OOC0076C 
336 0004D4 01 
337 000 4DE 000006E6 
338 ooom 01 
339 0004EC 0000084& 
340 0004FO 01 
341 000 4FA C00007DA 
3H OOOHE 01 
343 000 508 000 008AA 
3H :i0050C 01 
345 000 516 OOCOOSB4 
345 00051A 01 
347 00052 4 00000808 
348 000528 01 
349 000532 00000900 
350 000536 01 
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BAD COM COMMAND NOT RECOGNIZRD .. PRINT ERROR ~ESSAG& 
INPUT: NONE 
RETURNS: NONE 
t AFFECTS : NONE 
l 















JUMP TO FETCH ROUTINE 
FIRST BYTE : NUMBER OF BYTES THAT HAVE TO EE MATCHED 
2ND - lOTH : FULL COMMAND STRING 
11TH - 14TH : ADDRESS OF ROUTINE 
DS. W 
COM TAB EQU START 0F TA BLE 
DC.B !,'DISPLAY I DI SPLAY 
DC.L DISPLAY 
DC.B 1, '~ODIFY MODIFY 
DC.L MODIFY 
Dc.a 0, 'BLOCK BLOCK MOVE 
OC.L BLOCK 
DC.B 1, I AM ADDRESS REGISTE& MODIFY 
DC.L AKODIFY 
DC.B 1, I AD ADDRESS REGISTER DISPLAY 
DC.L AD I SPLAY 
DC.B 1 I I DM DATA REGISTER KODIPY 
DC.L DKODIFY 
DC.B l, 'DD DATA REGISTER DISPLAY 
DC.L DDI3PLAY 
DC.B 1, IDA DISPLAY ALL REGISTERS 
DC.L DISPLAY ALL 
DC.B 1, I PD PROGRAM COUNTER DISPLAY 
DC.L ?DISPLAY 
DC.B 1, 'PM PROGRAM ~OUNTRR ~C~I~Y 
DC.L PMODIFY 
DC.B 1 I ' 3D S~ATUS ~EGIS~&R DISPLAY 
DC.L SDISPLAY 
DC.B 1, ISH STATUS REGISTER ~ODIF1 
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351 000540 0~000 924 
352 C00 5H 01 
353 00054E OOOOOE8E 
354 000 552 01 
355 000 55C OOOOOEDC 
356 000560 01 
357 00056A OOOOOE56 
358 00056& 00 
359 000578 00000005 
360 00057C 01 
361 000586 OOOOOCD4 
262 00058A 01 
363 00059 4 00000504 
36 4 000 59 3 01 
365 0005A2 000005&8 
365 000 5A6 01 
367 000580 000005C2 
368 000584 01 
369 0005 8& OOOOO SFZ 









379 000 5C2 ZF08 
380 000 5C4 610 00E7A 
381 0005C8 4!F8169C 
382 0005CC 61000&36 
333 000 500 ZOSF 
















400 OC05D 4 033900 00 
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DC.L SH OD IFY 
DC.B 1, 'SB 
DC.L BRBAKJBT 
DC.B 1, 'RB 
DC.L 8REAK_RBHV 
DC.B 1, 'DB 
DC.L DR _DISPLAY 
DC.B 0, 'EXECUTE ' 
DC.L EXECUTE 
DC.8 1,'00\INLOAD ' 
DC.L DOIINLD 
DC.B !,'CAPTURE ' 
DC.L CAPTURE 
DC.8 1, 'RELEASE ' 
DC.L RELEASE 
DC.B 1, 'MENU 
DC .L PRHENU 
DC.B 1, 'CONFIGURE' 
DC.L BCONF 
COMTAB_END DS.W 0 
llllllllllttlltltltlllltt 
PRHENU PRINT THE MENU 
INPUT: NONE 
RETURNS : NONE 
AFFECTS: NONE 
l 

















CONFIGURE SERIAL PORT B 
SAVE AO 
P&INT NEll LINE 
FtiNT MENU 
RESTO&E AO 
CAPTURE : CAPTURE THE HULTIBUS MASTERSHIP 
INPUT AND OUTPUT PORT BIT ASS IG NMENT : 
IPCR:O : BUSY 
OPCR:2 : 9RBQ 
OPCR:1 : INTA 
OPC&: 0 : C·BUSY 
INPUT: NONE 
RETURNS : NONE 
AFFECTS : NONE 
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00800009 CAPTURE: BTST.B tO,IPCR IS IT CURRENTLY BUSY? 
401 OOOSDC SSF6 BNE CAPTURE YES 
4UZ 0005DB 00390001 
00800010 ORI.B t1,0PRS NO, SO TAKE OVER 




407 RELEASE : RELEASE THE HULTIBUS MASTERSHIP 
408 
409 INPUT: NONE 
410 RETURNS: NONE 
411 AFFECTS: NONE 
412 
413 0005&8 13FC0001 
0080001F RELEASE: KOVB.B tl,OPRR RELEASE BUS 
4!4 OC05FO 4&75 RTS 











INPUT: AO POINTING TO THE NEXT TOKEN IN THE INPUT BUFFER 
RETURNS: NONE 
425 0005F2 SlOOODSE 
426 OOOSF6 OC390000 
0020F800 
427 OOOSFB 6600000A 
428 000602 41F81CC3 
429 000606 600 00A38 
430 00060A 51000D8E 
431 00060& OC~Zl2 00 
432 000612 6600000& 
433 000616 13FC0066 
00800013 
434 OC061B 60000046 
435 000622 OC422400 
436 000626 6500000E 
437 00052A 13FC0088 
00800013 
438 000632 60000032 
439 000636 OC4Z4800 
440 00 063 A 6600000B 
~4! 00063E 13FC0099 
008000i3 
442 C006 46 6000001& 
442 ~006 4A OC423600 
AFFECTS: AO 
t 













ts 1200 I D2 
BCONF _C _I 
HOVE.B t$SS,CSRB 
BRA BCONF_NEIT 








BCONF_C_3 CMPI.W tS9600 ,D2 
GET BAUDRATE 
IS THERE A BAUDRATB? 
YES 
NO 
CON VE RT TO NUMBER 
1200? 
NO 
CONFIGURE FOR 1200 
2400? 
NO 
CONFIGURE FOR 2400 
4800? 
NO 
CONFIGURE FOR 4800 
960 0? 
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~44 00064& 66000050 
445 000652 13FCOOBB 
00800013 
446 00065A 6000000A 
44? 00065& 41F819FB 
448 000662 600009DC 
449 000666 61000CFA 













0020F800 CKPI.B t0 1 TOKEN _START 
451 000672 6600000A BNE BCONF_NEIT2 
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452 000676 4!F81CC3 LEA SYN_ERR_KSG2 1 AO 
453 00067A 600009C4 BRA SYNTAI_ERROR 
454 00067E 1439 0020F800 BCONF_NEITZ KOVE.B TOKEN_START,D2 
455 000684 OC020~45 CKPI.B t 1E1 1 D2 
456 000688 66000016 BNE BCONF_C_4 
457 00058C 13FC0 010 
00800015 
458 000 694 13FC0002 
008 000 11 
459 000 69C 60000042 
460 0006AO OC0200~F 
46 1 oooSA4 o6oooo16 
452 0005A8 13FC0010 
00800015 
463 0006BO 13FC0006 
00800011 
464 000688 6000 00 Z5 
465 0006BC OCOZOO~E 
465 0006CO 66000 01 6 
467 0006C4 13FC0010 
008 0001 5 
46 8 0005CC 13FC00!2 
00800011 
469 0006D4 6000 00 0A 
~70 00 0608 41F8iA iC 
471 0006DC 60000962 
472 00 06EO 61000DSE 






MOVE. B t$1 0 I CRB 
KOVR.B ts02 ,KRB 
BRA BCONF_DON& 
BCONF_C_4 CKPI.B #101 1 D2 
BNE BCONF_C_S 
KOVE.B Ul0 1 CRB 
MOVE. 9 1$06 I KRB 
BRA BCONF_DONE 
BCONF_C_5 CMPI.B #1 11 1 1D2 
BNE BCONF_C_6 
HO V& • B tS 1 0 I CRB 
KOVE.B 
BRA 
SCOllF _ C _6 LEA 
BRA 
BCONF _DONE BSR 
RTS 
ts12 1 HRB 
BCONF_DONE 





t ADISPLAY · ADDRESS REGISTER DISPLAY RCUTINE 
CONFIGURE FOP. 9600 
ERROR. UNRECOGNIZED SAUD~ATE 
GET PARITY 
IS THERE PARITY? 
YES 
ERROR. NO PARITY SPECIFIED 
EVEK? 
so 
CONFIGURE FOR EVEN 
ODD' 
NO 
CONFIGURE FOR ODD 
NONE7 
NO 
CONFIGUP.E FOR NO PARITY 
UNRECOGNIZED PARITY &RiOR 
DONE 
4 7 9 
480 
INPUT: AO POINTING TO THE NBIT TOKEN IN THE INPUT BUFFER 
RETURNS : NONE 
48 1 
m 
48 3 0006&6 tlOOOC7A 
t 484 OOOSEA GC390000 
0020F800 
AFFECTS: AO 
' ADI3PLAY: BSR GBT_TOiBN GET ~EGISTER NUMBER 
CMP I .B t0 1 TOKEN_START IS THRRB A REGISTER NUMBER? 
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485 0006FZ 6600000A 
486 0006F6 41F81AS2 
~87 0006FA 60000944 
488 0006FE 61000C9A AD:SPJ 
489 000702 3602 
~90 000704 024300FF 
491 000708 OC430C07 
492 00070C 6FOOOOOA 
493 000710 41F81A5A 
494 000714 6000092A 
495 0007!8 51000026 ADISP2 
496 00071C 41F81A58 
497 000720 61000CE2 
498 000724 1203 
499 0007Z5 510009BC 
500 00072A 1E01 
501 00072C 610COA04 
502 000730 1EZC003A 
503 000734 510009FC 
504 OQ073a 1E3C0020 
50~ 00073C 610009F4 
5~5 0 007~0 OC430007 
507 000744 6500000C 
508 000748 24390020F79A 
509 000?4& 6000000E 
510 000752 227C0020F796 ADISP3 
511 000758 &543 
512 00075A 2431302& 
513 00075& 1C3C0007 ADISP4 
514 000762 SIOOOCBA 
515 000766 61000CD3 



































































520 AMODIFY - MODIFY ADDRESS REGISTER ROUTINE 
YES 
NO 
CONVERT TO NUMBEa 
ZERO OUT UPPER BITS 
LEGAL REGISTER NUMBER? (<:7) 
YES 
liO 
PRINT 'ADDRESS REGISTER' 
CONVERT REGISTER NUMBER TO ASCII 
PRINT REGISTER NUMBER 
PRINT ' :' 
PRINT SPACE 
IS IT A7? (SPRCrAL CASE) 
so 
YES 
LOAD BASK ADDRESS OF REGISTER TABLE 
MULTIPLY OFFSET BY 4 
GET THE REGISTER VALUE 
PRINT IT 
PRINT NEV LINE 
523 
t INPUT: AO POINTING TO THE NE!T TOKEN IN THE INPU! BUFFER 
t RETURNS: NONE 
524 
525 
525 0007SC 6iOOOBF4 
527 000770 OC390000 
0020F800 
528 000778 6600000A 
529 OOC7?C 41F81Ae2 
530 OG078 v 600008BE 
531 00078~ 51000CI4 
m oo 078s 3602 
5Z3 0 ~ 078A 024300FF 
t AFFECTS: AO 
l 















IS THERE A NUMBER? 
YES 
NO 
CONVERT TO NUMBER 
ZERO OUT UHEE BITS 
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534 Q0078E OC430007 
535 000792 6FOOOOOA 
536 000796 41F81A6A 
537 00079A 600008A4 
538 00079E E543 AMOD2 
539 0007AO 61000BCO 
540 0007A4 OC390000 
0020F800 
541 0007AC 6600000A 
542 0007BO 41F8iCC3 
543 0007B4 5000088A 
544 0007B8 61000BEO AMOD3 
545 0007BC OC4300iC 
545 0007CO 6600000C 
547 0007C4 23C20020F79A 
548 OOO?CA 6000000C 
549 0007CE 227C0020~796 AMOD4 
550 COG7D4 2382302E 










































555 t DDISPLAY - DATA EEGISTE~ DISPLAY ROUTINE 
55€ 
VALID REGISTER HUMBER? (<:T) 
YES 
!10 
MULTIPLY OFFSET BY 4 
GET THE NRV VALUE 
IS THERE A VALUE? 
YES 
CONVERT TO NUMBER 
IS IT A7? (SPECIAL CASE) 
NO 
YES 
~OAD EASE ADDRESS OF REGIST!R TABLE 
WR!TE THE NEW VALUE 
557 
55 8 




561 0007DA 61000886 DDISPLAY: BSR GET TOKEN 
562 0007DB OC390000 
0020F8 00 
563 0007E5 6600000A 
564 0007BA 41F8!A82 
565 0007EE 60000850 
566 0007F2 61000BA6 DDISP l 
567 0007F6 3502 
568 0007FS C2433 0FF 
569 0007FC OC430 u07 
570 000800 6FOOOOOA 
571 000804 41F81A6A 
572 000808 60000836 
573 ooo8oc 51000C32 DDISP2 
574 OOOB:C 4!F81A49 
575 000814 61000BEE 
576 000818 !203 
577 C008lA 610008C8 
578 00081E lEO! 
579 0 008~ 0 6i00091 C 
580 000824 !E3C003A 







































I I: I' D7 
PUTB A 
GET THE REGISTER NUMBER 
IS THERE A NUMBER? 
YES 
NO 
CONVERT TO NUHESR 
ZERO OUT UPPER BITS 
VALID REGISTER NUMBER? (<:7j 
YES 
PRINT 'DATA REGISTER' 
CONVERT REGISTER NUMBER TO A3CI: 
PRINT REGISTER NU~~ER 
PRINT I: ' 
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582 OOOBZC !E3C0020 
533 000830 61000900 
584 000834 2Z7COOZOF796 
585 00083A E543 
586 C0083C 2431300& 
587 000840 1C3C000 7 
588 000844 610008D8 
589 000848 61000BF6 























DMODIFY - MODIFY DATA REGIS!ER ROUTINE 
PRINT SPACE 
LOAD BASE ADDRESS OF REGISTER TABLE 
MULTIPLY OFFSET BY 4 




INPUT: AO PO INTING TO THE NBXT 70KEN IN THE INPUT 9UFFER 
RE!URNS: NONE 
593 AFFECTS: AO 
599 t 
600 00034E 6100 0 81~ 
SOl oo oasz oc3;no oo 
DHODIFY: BSR 
OOZOF800 
602 C0085A 6600000A 
603 00085& 41F8lA82 
€04 000 862 6000 07 DC 
605 000865 610 00 832 DMOD1 
606 C0026A 36 02 
so7 o~oasc OZ43 00 FF 
508 000870 OC4200G7 
609 000874 SFOQOOOA 
610 OOQ878 4iF81A6A 
611 J0087C 60000?C2 
6i2 000880 E543 D~OD2 
613 000882 6! 000ADE 
614 000886 OC390 000 
0020F800 
615 00088E 6600000A 
616 000892 41F81CC3 
617 000896 600007A8 
618 00089A 61000AFE 
619 ~ 0 0 89& 2Z7CC020F79S 
62C ~ 0 0 8A4 23823 COE 

















































DISPLAY_ALL - DISPLAYS ALL REGIST&~S 
GET THE R6GISTE& NUMBER 
IS THER~ A N~MBER ? 
NO 
CONVERT TO NuMBER 
ZERO OUT UPPER BITS 
VALID REGISTER NUMBER? (<:7 ) 
YES 
MULTIPLY OFFSET BY 4 
GET THE NEll VALUE 
IS TH&RE A VALUE? 
YES 
CCNVERT TO NUMBER 
GET BASE ADDRESS OF REGISTER TA6LE 
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630 
631 OOOBAA 6!000894 
632 0008AE 610014C2 










643 0008B4 51000B8A 
644 0008B8 41F81AB5 
645 OOOBBC 61000846 
646 OOOSCO 227C0020F796 
647 0008C6 2429000A 
648 0008CA 1C3C0007 
649 0008CE 61000B4R 
650 000 802 61000B6C 










661 000808 61000A83 
662 OOOSDC OC3SOOOO 
0020F800 
662 0008E4 6600000A 
664 0008E8 41F81CC3 
665 OOOSEC 60000752 
t 





PDISPLAY - PC DISPLAY ROUTINE 
PRINT NEW LINE 
DISPLAY REGISTERS 























PMODIFY - MODIFY PC ROUTINE 
PRIM~ liEW LINE 
PRINT 'PROGRAM COUNTE& :' 
GET BASE ADDRESS OF REGISTER ~ABLE 
GET PC VALUE 
PRINT IT 
INPUT: AD POINTING TO THE NEIT TOKEN IN THE INPUT BUFFER 
RETURNS: NONE 
AFFECTS: AO 
' PMODIFY: BSR GET_TOKEN GET THE ~EW VALUE 
IS THERE A VALUE? 
YES 













STRING TO NUM 
tREG_S_START,Al 
DZ,lO(Al) 
CONVERT TO NUMBER 
667 0008F4 227C0020F796 
668 0008FA 2342000! 












SDISPLAY - SR DISPLAY ROUTINE 
GET BASE ADDRESS OF REGISTER TABLE 
WRITE THE NEW VALUE 
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579 000900 61000B3E 
68 0 000904 41F81AA3 
68 1 000908 61000AFA 
682 00090C 227C0020F796 
683 000912 34290008 
684 000916 1C3CG003 
685 00091A 61000B02 
686 00091E 61000820 










597 00092 4 61000A3C 
698 000928 OC390~00 
0020F800 
699 000930 6600000A 
700 000934 4 1F81C~3 




















t SM ODIFY - MODIFY STATUS REGISTER ROUTINE 
PRINT NEll LINE 
PRINT 'STATUS REGISTER :' 
GET BASE ADDRESS OF REGISTER TABLE 
GET THE SR VALUE 
PRINT IT 
INPUT: AO POINTING TO THE NEXT TOKEN IN THE INPUT BUFFER 
RETURNS: NONE 
AFFECTS: AO 
S~ODIFY: BSR GBT_TOKEN GBT TSE NEI VALUE 
CKPI.B tO,TOKENJTART IS THERE A VALUE? 
3NE SHOD! YES 
LEA SYN_ER&_HSG2,AO 
BRA SYNTAIJRROR 
702 00093C 61000A5C SH OD! BSR STRING_TO_NUM CONVERT TO NUMBER 
703 000940 227C0 020F 736 
70 4 ~0094€ 334 20008 
















721 00094C OC 18 002E 
722 000950 6600002A 
723 COOS54 OC1000 4C 
724 00 0958 57000030 
725 00095C OC100057 
726 &00960 6700 00 20 




I REG _s JTART I A 1 
DZ,8(AI) 
GET EASE ADDRESS OF REGISTER TABLE 




DISPLAY- DISPLAY MEMORY IN 8,16 OR 32 BIT SIZES 
THIS ROUTINE DOES NOT ~ETURN TO THE KCNITOR DIRECTLY. 
INSTEAD A JUKP IS PERFORMED TO THE CORRESPON~ING DISPLAY 
ROUTINE AND IT IS RESPONSIBLE FOR RETURNING TO THE MONITOR 
SINCE THIS IS THE 'LOWEST' LEVEL OF ROUTINES FROM THE MAIN 
EIECUTION ROUTINE, THE PRESERVATION OF REGISTERS IS NOT 
CRITICAL. 
INPUT: AO POINTING TO THE NEIT TOKEN IN THE INPUT BUFFER 
RETURNS : NONE 
AFFECTS : AO,Al,AZ 
DISPLAY : CHPI.B IDOT,(AO )+ 
DISP_IIORDl 
t' L' I (AD ) 
DISP_LO NG 
t I II ' I I AO ) 
DISP_IIORD 
t'B ' I ( AO) 
IS THERE AN EXTENSION? 
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7ZS 000963 6700000A BEQ ~ISP_BYTR 
729 000968 41F81C95 LEA SYN_ERR_MS Gl,AO 
730 000970 600006CE BRA SYNTAl_ERRO& SYNTAX ERROR 
731 000974 6100001C DISP BYTE BSR GET ADDR2 
732 000978 600000D8 BRA DISP8 JUMP tO DISPLAY B17E ROUTINE 
733 00097C 91FC00000001 DISP_WORDI SUBA.L l l,AO BACKTRACK 
734 000982 6100000E DISP_WORD BSR GET_ADDR2 
735 000986 600C008A BRA DISP16 JUMP TO DISPLAY WORD ROUTINE 
736 00098A 610000J6 DISP_LONG BSR GET_ADDR2 




741 GET_ADDR2 : GETS rWO COSSECUTIVR ADDRESSES FROM THE INPUT BUFFER 







w 000992 5288 
750 000994 510009CC 
751 000998 OC390COO 
0020F800 
752 CC09AO 6600000A 
753 0009A4 41F81CC3 
754 0009A8 60000695 
755 0009AC 610009BC 
756 000980 2242 
757 C009B2 610009AE 
758 0009B6 OC390000 
OOZOFSOO 
759 0009BE 6600000A 
750 0009C2 41F81CC3 
761 0009C6 60000678 
762 nC09CA 610009CE 
763 0009CE 2442 






770 000902 61300A6C 
771 0009D6 61000678 
772 C009DA 6700000A 
773 0009DE 41F81CEF 
774 0009E2 6000065C 
m ooo9E6 2m 
INPUT: AO POINTING TO THE NEXT CHARACTER IN THE INPUT BUFFER 
t RETURNS: Al,A2 CONTAINING TWO ADDRESSES 
t OR IF AN ERROR OCCURS, JUMPS TO SYNTAX ~RROR ROUTINE 
t AFFECTS: AO,Al,A2 
t 
GBT_ADDR2 ADDQ.L I1,AO SKIP EITB~SION 




BRA SYNTAX ERROR 
GET ADDR2 1 BSR STRING_TO_NUM 
KOVEA.L D2,Al 
BSR GBT_TOKBN 
CMPI.B IO ,TOKEN_START 
BNE GBT_ADDR2_2 
LEA SYN_ERR_MSG2,AO 
BRA SYNTAI ERROR 





IS THERE AN ADDRESS? 
YES 
CONVERT TO NU~BER 
INTO Al 
GET SECOND ADDRESS 
IS THERE AN ADD~ESS? 
ygs 
CONVERT TO NUMBER 
INTO A2 
t DISP32 - DISPLAY 3Z-BIT MEMORY FROM STARTING ADDR TO ENDING ADDR 
t 
DISP32: BSR NEWLINE PRINT NEWLINE 
BSR CHECK_ODD CHECK FOR ODD AD DRESS 
BEQ DSP22_1 OK 
LEA SYN_RRR_HSG3,AO NO. ERROR 
BRA SYNTAX _ERROR 
DSP32 1 KOVE.L Al,D2 CHECK TO SEE IF A NEW LINE 
SGU x ~ ~i t or versivn 4.3 
77€ U009ES 02820000000F 
777 0009EE 66000005 
778 C009F2 510009FO 
779 0009F6 1E3C0020 
?80 0009~A 61000736 
781 0009FE 2419 
782 OOOAOO 1C3C0007 
783 GOOA04 51000A18 
784 OOOA08 B3CA 
785 OOOAOA 6FDA 
786 OOOAOC 61000A32 
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HD.L UOOOOOOOF, 02 
BNR DSP3Z_2 
BSR PUT AD DR 
DSP32 2 MOVE.B tSPACB,D7 









SHOULD BE WRITTEN 
WRITE OUT THE ADDR3SS FOR THE USER 
PUT IN SPACE FOR READABILITY 
READ DATA 
WRITE OUT DATA FOR USER 
SEE IF AT ENDING ADDRESS 
791 t DISPi6 - DISPLAY 15-BIT MRHORY FROM STA4TING ADDR TO ENDING ADD~ 
• 
793 OOCA12 61 000A2C 
794 OO ~A 1 6 61000638 
795 OOOA!A 57000 00A 
796 oqOAlB 41F81CEF 
797 000A22 610006 iC 
792 OOCA~6 2i09 
799 ooOA2S ozs: oooooo oF 
aoo 00C A2E 66oo ooos 
!31 }~ 0A32 61000990 
DISP16: 
DS?16 1 
8G2 QOOA36 lE3CO OZD DSP I6_2 
803 OOOA3A S10006F6 
804 OOOA3E 3419 
805 OOOA40 1C3C0003 
806 OOOA44 61 0009D8 
807 OOOA48 B3CA 
BOB 000A4A 6FDA 
809 OOOA4C 5100C9F2 







































PRINT NEW LIN~ 
CHECK FOR ODD ADDRESS 
OK 
ERROR 
CHECK TO SEE IF A NEr LINE 
SHOULD BE WRITTEN 
WRITE OUT THE ADDRESS FOR THE USER 
PUT IN SPACE FOR nEADABILITY 
READ DATA 
WRITE OUT DATA FOR USER 
SEE IF AT ENDING ACDRESS 
814 t DISP8 - DISPLAY 8-BIT MBHO&Y FROM STARTING ADDR TO ~NDING ADDR 
815 t 
816 OOOA52 6!0009EC DISP8: 
817 000A55 2409 DSP8_1: 
818 000A58 02820000000F 
8i9 00 0 A~3 66000 00 6 
820 000A62 61000980 
&21 OOOA£6 1E3C0020 DSP8_2: 
822 OO CA5A 610006C6 
823 000A6E 1419 
824 00 0A7 J 1C3C0001 












Al ,D2 CHECK TO SEE IF A NEW LIME 
UOOOOOOOr',DZ SHOULD BE WR ITTEN 
DSP8 2 
PUT AD DR WRITE OUT THE ADDRESS FO& iHE USER 
tSFACE,D7 
?UTB A PUT IN SPACE FOR READABILITY 
(A l) +,Di: RRAD DAiA 
I!, D6 WRITE OUT DATA FOR USER 
PUTN 
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826 000A7S B3CA 
8Z7 000A7A 6FDA 
828 OOOA7C 610009CZ 













SEE IF AT B~DI~G AD D~ESS 




THIS ROUTINE DOES NOT RETURN DIRECTLY TO THE FETCH ROU~INE 
INSTEAD A JUMP IS PERFORMED TO THE CORRESPONDING MODIFY ROUTINE 




SINCE THIS IS THE 'LOWEST' LEVEL OF ROUTINES FROM TH~ MAIN 







INPUT: AO POINTING TO THR NEXT CP.ARACTER IN THE INPUT BUFFER 
RETlJRIJS: NONE ,. 
AFFECTS: AO, Al 
345 OOOA32 OC18002E HCDI FY : CMPI.B tDOT,(AO)+ 
846 000A86 €€0000ZA BNE MOD_WORD_i 
847 OOOASA OC10004C CHPI.B t'L ' ,(AO) 
84o OOOASE 67000030 BEQ HOD_LONG 
849 000A92 OC10G 057 CMPI.B t'W ' ,(AO ) 
850 OOOA96 670DOOZO a6Q HOD ~OR) 
351 000A9A 0Cl00042 CKPI.B t'B' , (AO) 
852 OOOA~E 5700000A BEQ HOD_BYTE 
853 00 0AA2 41F81C95 LEA SYN_E~R _MSG l, A O 
854 000AA6 50000598 BRA SYNTAI_E?.ROR 
855 OOOAAA 6100001C KOD_BY~E BSR GET ADDRl 
856 OOO AAE 60000 i ~6 BRA HO DS 
gs~ OOOA: . 91FCOOOOOOOI !!OD_YORD _l SUBA.L tl,AO 
3~3 OOOAB8 6iOOO OOE KCD_~ORD BSR GET_A~DRl 
!59 ODOABC 6COOOOB2 BRA MOD IS 
860 OOOACO 6!000006 HOD_LONG BSR GET_ADDRl 
861 OOOAC4 60000024 BRA MOD3Z 
CHECK FOR EXTENSION 





JUHP TO MODIFY BYT~ ROU7INE 
JUMP TO MODIFY WGRD ROU TINE 











871 OOOACS 5283 
872 OOOACA 61000896 
873 OOQACE OC3S COOO 
oczomo 
874 OOOAD€ 6600000A 
t 
GET_ADDRl : GET ONE ADDRESS FROH TH3 INPUT BUFFER 
INPUT: AO POINTING TO THE NgXT CH ARACTER :N THE INPUT SUFFER 
RETURNS: Al CONTAINING THE ADD RESS READ 
AFFECTS: AO,Al 
G5T_ADDR1 ADDQ.L t l, AO SKIP EXTENSION 
BSR GET_~KE~ GET STARTING ADDRESS 
CMFI.B tO ,TOKEN_START IS THE~E AN ADDRESS? 
BNE GET_ArtRD 
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875 J00 ADA 41F8 1C83 LEA SYN_ERR_MS G2~AO 
876 QOOA~E 60000560 BRA SYNTAXJRROR 
~ 877 O~OAEZ 6!000886 GET ADDRD BSR STRING_TO_NUM 378 000 AE6 2242 MOVR.L D2 1Al 




883 l MOD32 - MODIFY A WORD IN 32-BIT MEMORY AT THE GIV EN STARTI NG ADDRESg 
884 l 
885 OOOAEA 61000954 MOD32: BSR NEWLINE 
896 OOOAEE 6100056 0 BSR CHRCK_ODD CHECK FOR ODD AD DRESS 
887 000AF2 6700 000A SEQ MO D32 1 OK 
888 000AF6 41F8iCEF LEA SYN_ERRJSG31A0 ERROR 
889 OOOAFA 60000544 BRA SYNTAI ERROR 
890 OOOAFE 2409 HOD3 2 1 HOVR.L AI ~DZ 
891 QOOBOO 025200000007 AND.L f$0 0000007 I D2 T!ME FGR A ~EW LINE ? 
892 QO~B96 66000906 BNE MOD32_2 NO 
893 OOOBOA 61000208 BSR PUT AD DR WR ITE THE ADDRESS 
894 OOOBOB iE3C OOZO HOD32) MOVE .B tSPA GE 1D7 liR~7E A 
895 OOOB12 5100061E ESR PUTB_A SPACE FOR READABILITY 
896 000516 Z4il MOVE.L (Al) I DZ VRI TB OUT DATA FOR USER 
897 COOB:B 1C22000' MO'IE. B t7 106 
828 090B!C 61000900 BSR PUTN 
&9: OOOB20 1E3C002D MOVE.B tHYP H,D7 PUT IN A HYP HEN 
900 OD0B2 1 6!0 00 60C BS~ PUTB_A 
jQ; OOOEZ8 51000 606 BSR GETll GET THE NE• DATA FROM THE USER 
902 OOOB2C OS0709 5Z CMP.B t , s, I D7 IF LAST BYTE ENTERED BY USER 
903 OOOB30 660 0000A BNE HODZ2_3 IS AS 'S1 1 SKIP OVER THIS ~UHBE2. 
904 OOOB3 4 ~3 FC0000~00 4 ADD A. L H1A1 
905 OOOB3 A 60CZ BRA HOD3Z_i 
906 OOOBZ: OC070051 MOD32_3 CHP.B I1Q', D7 IF LAS~ BYTE E~TERED :s A 1Q1 I 
907 OOOE?O 6700 00 :8 BEQ MOD32_4 IGNORE 7RZ NUMBER AND QUIT. 
9G2 OOOBH 4847 SWAP D7 SAVE iHE LAST BYTE TYPED BY USER 
909 OOOBE 2282 HCVB. L DZ 1 [A!) tRI TE TO MEMORY 
910 000848 1E2COC28 HOVB.B tLPARAN 1D7 LEFT PARANTHESEE FOR READAB ILITY 
911 OOOB4C 6!0005E4 BSR PUTB_A 
912 OOCB SC 2419 ~OVE .L ( Al ) +, DZ READ FROM LOCATI~N JUST WRITTEN 
91 3 OOOB52 !C3C~007 MOVE.B #71D6 TO IN ORDER TO VERIFY CHANGE 
91 4 000856 610008C6 as& PUTN AND WRI TE ~EW VAL UE GUT FOa 
91~ OOOB SA 1E3C0029 MOVE. B tRPARAN,D7 THE USER. 
916 JOOBSB 61000502 BSR PUTB A 
917 OOOB62 4847 SWAP D7 RESTORE TH3 LAST BYTE 7YPED I ~ 
918 000964 OC070020 CMP.B #SPA CE 1D7 IF A SP&CE , CONT INUE MODIFYING 
919 OOOE68 6 79~ BBQ M0032 1 
9!0 OOGS6A €!000304 MOD3 2 4 BSR NE~LINE 
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92 5 MODIS - MO DIFY A WORD IN 16-BIT ME~~RY AT THR G!VEN STAeT ING AD DR&SS 
326 
927 OOOE?O 610008CE MOD 16: 
9Z8 000874 610004DA 
929 000878 67 00000A 
930 OOOB7C 41P81CEF 
331 000880 600 00 4BB 
922 000884 2409 MOD 16_1 
933 000886 028200000007 
934 OOO B8C 66000006 
935 000890 6100 08 52 
936 OOOB94 1B3C0020 HOD16_2 
937 000898 6100 0598 
938 OOOB9C 341 1 
939 000898 1C3C0003 
940 0008A2 £10008 7A 
94 1 0008A6 1E3C002D 
942 OOOB AA 61000586 
943 OO OBAE 610005 50 
S44 000 882 OC070053 
:45 000 886 6600000! 
946 OOOBBA D3FC00000002 
W OO OBCO 60C2 
948 OOOBC2 0Cu70051 
S49 000BC6 6700 00 28 
S5V OOOBCA 4H 7 
95! OOOBCC 3282 
§52 OG9BCE 1E3C0028 
953 JOOB ~ 2 6100055E 
954 OOOBD5 3419 
~55 CO OBD3 iC3C0003 
956 OOOB ~C 61000840 
957 OOOBEO i&3C 0029 
gsa OO OB B4 6100054C 
959 OOOSB8 4047 
95 0 OOOBE A OC070020 
951 OOO BEE 6794 
SSZ OOOBFO 6100084E 

















































t$00000007 I 02 
MOD16_2 










1 s I 1 D7 



















CHECK FOR ODD ADDRESS 
NO 
ERROR 
CHECK TO SEE IF TIME FOR A NEW Lm 
WRITE A 
SPACE FOR READABILITY 
WR ITE OUT WORD FOR CS&R 
PUT IN A HYPH3N 
GET THE NEW DATA FROM THE USER 
IF LAST BY TE ENTERED BY USER 
IS AN 'S', SKIP OVER THIS NUMBER. 
IF LAST BYTE ENTERED IS A 'Q ' , 
IGNORE THE NUMBER AND QUIT. 
SAVE THR LAST BYTE TYPED BY USER 
WRITE TO MEMORY 
LEFT PARANTHESEE FOR READAB ILITY 
READ FROM LOCATION JUST WRITTEN 
TO IN ORDER TO VERIFY CHANGE 
AND WRITE NEW VALUE OUT FOR 
THE USER. 
RESTORE THE LAST BYTE TYPED IN 
IF A SPACE, CON~INUE MOD IF!ING 
QUIT. 
967 l HODS - ~ODIFY A BYTE IN 8-BIT HEH~RY AT THE GIVEN STARTING ADDRESS 
968 
969 OOOBFS 6:000848 
l 
~008 : 
970 OOOBFA 240 9 MOD8_1 
971 OOOBFC 023200000007 
~72 OOOC02 56 000006 
973 OOCC06 510007DC 













CHECK TO SEE IF TIME FOR A NEV LINE 
WRI TE A 
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975 OOOCOE 61000522 BS& PUTB_A SPACE FOR READABILITY 
976 OOOC12 1411 I!OVE.B (A1) ,D2 WRITE OUT BYTE FOR USER 
977 OOOCI4 IC3C0001 I!OVE.B tl,D6 
978 OOOC18 61000S04 BSR PUTN 
979 OOOClC 1E3C002D HOVE.B tHYPH ,D7 PUT IN A HYPHEN 
980 OOOC20 61000510 BSR PUTB A 
981 OOOC24 610005DA BSR GETN GET THB NEW DATA FROH THE USER 
982 OOOC28 OC070053 CKP.B t'S I ,D7 IF LAST BYTE ENTERED BY USER 
983 OOOC2C 6600000A BNE MOD8_3 IS AN 'S', SKIP OVER THIS NUMBER. 
9S~ OOOC30 D3FC00000001 ADDA.L tl,Al 
9S5 OOOC36 60C2. BRA HODS_! 
9S6 OCOC38 OC070051 KOD8_3 CHP.B t'Q' I D7 IF LAST BYTE ENTERED IS A 'Q' 1 
987 OOOC3C 67000028 BEQ HODS 4 IGNORE THE NUMBER AND QUIT. 
988 OOOC40 an SWAP D7 SAVE THE LAST BYTE TYPED BY USER 
9S9 000Ct2 12SZ HOVE.B D2, (A1) WRITE TO MEMORY 
990 OOOC~4 1E3C002S MOVE.B tLPARAN,D7 LEFT PARANTHESEE FOR READABiLITY 
991 OOOC48 610004ES BSR PUTB_A 
S92 OOOC4C 1419 MOVE.B (Al)+,D2 READ FROM LOCATION JUST WRITTEN 
293 COOC4E 1C3COOO! HOVE. B tl,D6 TO IN ORDER TO VERIFY CHANGE 
99~ DOOC52 610007CA BSR PUTN AND WRITE NEW VALUE OUT FOR 
995 OOOC56 IE3C0029 HOVE.B tRPARAN, il7 THE USER. 
996 OOOCSA 610004D6 BSR PUTB_A 
997 OOOC5R 4847 SVAP D7 RESTORE THE ~AST BYTE TYPED IN 
998 OOOCSO OS070020 CMP.B tSPACE,Di IF A SPACE, CONTINUE MODIFYING 
399 OOOC€4 5794 BEQ 11008 1 
1000 OO OCS6 61000?08 MODS 4 s~o v" NEWLINE 




1005 BLOCK MOVES A BLOCK OF MEMCRY IN BYTES 
1COE INPUT: AO POINTING TO THE NEIT TOKEN IN THE COIIHAND BUFFER 
1007 RETUR~S: NONE 
!COB AFFECTS : A0,Al,A2,A3 
1009 l 
1010 OOOC6C 610006F4 BLOCK: BSR GET _TOKEN GET FIRST ADDRESS 
!Oil OOOC7 0 0Cj90000 
0020FSOO CKPI.B tO, TOKEN_8TART 
1012 OOOC7S E6COOOOA BNE BLOCK! 
!013 OOOC?C 41F81CC3 LEA SYN_BRR_HSG2,AO 
1014 OOOCSO 600003BE BRA SYNTAI_BRROR 
101 5 OOOC84 61000714 BLOCK! BSR ST&ING_TO_NUM CONVERT TO NUMBER 
1016 OOOCSS 2242 IIOVE .L D2,Al INTO Al 
10 17 OOOC8A 61000606 BSR GBT_TOKEN GET SECOND ADDRESS 
1018 OOOCSB OC390000 
0020F800 CIIPI.B tO, TOKBNJTART 
1019 OOOC96 6500000A BNE BLOCK2 
1020 OOOC9A 41F81CC3 LEA SYNJRR_HSG2,AO 
1021 OOOC9E 600003!0 BRA SYNTAI_ERROR 
1022 OOOCA~ 61C006F6 BLOCK2 BSR STRING_ TO _NUM CONVERT TO NUMBER 
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1023 OOOCA6 2442 
1024 000CA8 6100 06B8 
1025 OO OCAC OC390000 
0020F800 
1026 OOOCB4 6600000A 
1027 OOOCB8 41F81CC3 
1028 OOOCBC 60000382 
1029 ooocco 610006D8 
1030 OOOCC4 2642 
1031 oooccs 1419 
1032 ooocc8 1sc2 
1033 OOOCCA B3CA 
1034 OOOCCC 6FF8 
1035 OOOCCR 61000?70 






















GET THIED ADDRESS 
CONVERT TO NUMBER 
INTO A3 
GRAB SOURCE BYTE 
PUT BYTE AT DESTINATION 
SRB IF DONE 








1048 OCOCD4 6100076A 
1049 OOOCD8 41F81AFC 
1050 OOOCDC 61000726 
1051 OOOCEO 610004A6 
1052 OOOCE4 OC070053 
!052 OOOCE8 66F5 
10 54 OOOCEA 6100049C 
1055 COOCEE OC070030 
1056 OOOCF2 66 0000CC 
1057 OOOCF6 61000490 
1058 OOOCFA OC070053 
105 9 OOOCFE 66F6 
10 60 00000 0 61000486 
i0 61 00 000 4 OC070031 
106: OCOOOS 66 000008 
1063 OOODOC 6100002E 
1054 000010 60E4 
1065 000012 OC070032 
1066 000016 6600000S 
1067 OOOD!A 6!00004C 
1068 000018 SODS 
1069 000 020 OC070033 
1070 000 024 66000008 
1071 0000 28 6100006A 
FROM SERIAL CHANNEL B 
INPUT: NONE 
RETURNS: NONE 
AFFECTS : AO 
tttlttttttttttttttttttttt 
DOWNLD: BSR NEWLINE 
LEA DOWNHSSG ,AO 
BSR PUTM 
DOWNLD1 BSR GETBJ 
CMPI.B I$53,D7 
BNE DOWNLD 1 
BSR GETBJ 
CHPI. B t$30,07 
BNE DERR 












DOWNNXT2 CMPI. B U33,D7 
BNE DCWNNIT3 
BSR GETDATA3 
PRINT NEwL INE 
PRINT MESSAGE 
GET A BYTE 
WAIT FOR AN 'S' 
GRT A BYTE 
IS IT A '0 '? 
ERROR 
GET A BYTE 
WAIT FOR AN 'S' 
GET A BYTE 
IS IT A 'I'? 
NO 
PROCESS S1 RECORDS 
NEIT S REGORD 
IS IT A '2' ? 
NO 
PROCESS S2 RECORDS 
NBIT S RECORD 
IS IT A '3 '? 
NO 
PROCESS 33 RECOR~S 
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1072 0000 2C 60C8 
1073 OOOD~E OC070039 
i074 00 0032 6600008C 
1075 000036 61000004 








1084 00003C 61 000532 
1085 000040 4~33 
1086 0000 42 :602 
1087 OOO D44 207COOOOOOOO 
10 88 00004A 61000546 
1069 OOOD!E 3042 
1090 000050 04030003 
1091 OJOD 54 6600 000 6 
1092 000 058 sooooooc 
1093 OOOD5C 61000512 
10::4 000060 1082 
1025 OO OD62 51 CBFFFS 








~10 4 OOOD58 610 00 505 
1105 oocnsc 4:s3 
l:CS OOODS~ 160Z 
1107 OOOD70 207COOOOOOOO 
1108 000076 61000524 
1109 OOOD7A 204Z 
1110 OOOD7C 0~030003 
1111 OOOD80 66000006 
1112 OOOD84 6000000C 
1113 000088 610004E6 
1114 OOOD8C 1 OC2 
1115 OOOD8E 51CEFFr8 
111 6 OOOD9Z H75 
j 117 
1! :a 
1 i is 
;m 
! 121 














NEXT S RECORD 
IS IT A '9'? 
NO. ERROR 
PROCESS S9 RECORD (SAME AS Sl) 
MEANS WE 'RE DONE! 
GETDATA1 : PROCESSES 31 RECORDS. THERE IS NO DIRECT INTERACTION WITH THE 
CALLING MO DULE. THE BYTES ARE PROCESSED AS THEY COKE IN THROUGH 
THE SERIAL PORT. 
t 
GETDATAI : BSR GETN2 
CLR.L D3 
KOVE.B D2,03 






GRTD 1 LP BSR GETNZ 
MOVE.B D2, ( AO) 
DBRA D3,GETD1LP 
GETD1D RTS YES 
GET NUMBER OF DIGITS IN RECORD 
D3 HOLDS NUMBER OF DIGITS 
LEFT TO PROCESS 
AO IS THE ADDRESS POINTER 
GET THE STARTING ADDRESS 
HOVE INTO POINTER 
DECREMENT THE JIG IT COUNTER 
RIIT 
GBT THE NEIT BYTE 
HOVE INTO H&HORY 
DONE? 
GETDATA2 : PROCESSES SZ REC02DS. THERE IS NO DIRECT INTERACTION WITH TnE 
CALLING MODULE. THE BYTES ARE PROCESSED AS THEY COKE IN THROUGH 
THE SERIAL PORT. 
t 









GETD2LP BSR GETN2 
KOVE.B 02, (AO)+ 
DBRA D3,GETD2LP 
GBTDZD ~TS YES 
tlttlttttlttttttttttttttttttttttttt 
1 
GET THE NVMBE& CF DIGITS TC PROCESS 
PUT IT IN D3 
AO IS !'HE POINTER ~0 MEMORY 
GET THE ADDRESS 
MOVE INTO POINTER 
DECREMENT ~UMBER OF DIGITS LEFT 
JUMP TO PROCESS ROUT INE 
RIIT 
GET THE NEZT BYTE 
MOVE INTO KEHORY 
DONE? 
GETDATA3 : PROCESSES S3 ~ECORDS. TH ERE IS NO DIR~CT INTERACTION ~ITH THE 
CALLING MODULE . THE BYTES ARE FROCBSSED AS THEY COME IN THROUGH 
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1122 
1123 
1124 000094 610004DA 
1125 OOOD98 4283 
1126 OOOD9A 1602 
1127 00009C 207COOOOOOOO 
1128 0000!2 51000505 
1129 OOODA6 2042 
1130 OOODA8 04030003 
1131 OOODAC 66000006 
1132 000080 5000000C 
1133 GOOD84 6100048A 
1134 OOOD88 10C2 
!135 OOODBA 51CBFFAO 
1136 OOODBE 4&75 







: lH OOODCG ZF08 
1145 OOODC2 6100067C 
ii 46 OOODC6 41F81AE7 
1147 OOODCA 61000628 
11 48 C~ODCE SiG0057 0 
i149 OOODD2 205F 












!15 3 OOODDS 6100058A 
1164 OOODDA OC390000 
t THE SERIAL PORT. 
t 
GETDATAJ BSR GETN2 GET THE NUMBER OF BYTES TO PROCESS 








AO IS THE POINTER TO MEMORY 
GET THE ADDRESS 
MOVE INTO POINTER 
DECREMENT NUMBER OF DIGITS LEFT 
JUMP TO PROCESS ROUTINE 
EIIT 
GETD3LP BSR GETN2 GET THE NEXT BYTE 




GETD3D RTS YES 
t 
DERR 
DERR : ERR HANDLER FOR THE DOWNLOAD ROUTINE 















PRIN~ NEll LINE 
PRINT MESSAGE 




EIECUTB EXECUTES CODE STARTING AT THE ADDRESS GIVEN 
USES RTB INSTRUCTION TO PUSH THR PC AND PSll ONTO TH; 
STACK AND JUMP TO THE USER ROUTI~E 
NOTE : THIS IS ~N-ONLY ROUTINE, FOR THE HOST PART. 
USER P~OGRAM RE-ENTERS THE MONITOR BY EXCEPTIONS. 
(OTHER THAN INTERRUPTS) 
THE USER PROGRAM HAY ISSUE AN RTS INSTRUCTION AND THE MONITOR 
WILL REGAIN CONTROL. 
BIECUTR: BSR GET_TOl.EN ;GET THE NEXT TOKEN(ADDRE3S) 







;IS THERE AN A~DRESS? 
;NO 1165 OOODE2 6700000C BBQ 
!166 OOOD E6 61000582 BSR 
1i67 OOODEA 23C2G 020r7 AO HOVE.L 
1168 OOO~FO €!00064B EXB_NO_ADDR BSR 
li69 OGODF4 Z0790020F7AO HOVE.L 
il7 0 OOODFA 61000190 BSR 
;CONVERT TO A NUMBER 
;INTO PROGRAM COU~TER STORAGE 
;PRINT NEWLINE 
;SEE IF liE ARB ABOUT TO EXECUTE A BR 
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1171 OOO~FE OCOO COFF 
1172 OCOR02 670 0001 6 
!17 3 OOOEOS 13FCOO FF 
0020F756 




oozoF79E oai.w t$8000.REG_S_START+8 
EIE_RESUI!E 1175 OOOElS 60000006 BRA 
1176 OOOEIA 61000184 EIE_NO_BR BSR 
1177 OOOR1E 6100076E EIE_RESUHE BSR 
1178 DOO R22 23CF0020F796 MOVE.~ 
1!79 OOOE28 2E79002DF79A HOVR.L 
1180 OOOE2E 2F3CO OOOOE52 MOVE.L 




iEG_S _START+4, A 7 
tEIE _DONE,- ( SP) 
REG_S_START+lO,- (SF) 
11E 2 vOCE3 A l3FCCCFF 
CO~OF79 4 
il2Z OOOE 42 007920 00 
MO'IE.B tHF, USER_PRG_ON 
00 20F79E 
:i84 000! 4A ZF390020F79E 
~i85 COOE50 H73 
1156 OOO E5Z 4~F8 C 43E 




CRI .W J$2000 ,REG_S_START!8 
HOVE.W REG_S_START+8,- (SP ) 
RTE ;JUHP 
EIE_DONE JHF FETCH 
BR DISPLAY: DISPLAY BREAKPOINTS 
;NO I so OK 
;SET TRACE FLAG 
;SET TRACE BIT IN PSw 
;INSERT BREAKPOINTS 
;RESTORE REGISTERS 
;SAVE MCNITCR STACK POINTER 
;RESTORE USER SP 
;PUSH THE RETURNING AD DRESS 
;PUSH THE USER PROGRAM AD DRESS 
;USER PRCGRA~ IS ON 
;HAKE SURE WE ARE IN SUP. MODE 
;PUSH PSW 
TO PROGRAM 






INPUT: AO POINTING TO THE NlXT TOKEN !N THE INPUT B ~FFER 
RETURNS : NOKB 
1196 000&56 48R7E3CC 
1197 OOOR 5A 1C3C0 00 7 
11 98 OOOE 53 103COOOO 
1199 ooogs2 6i0005Dc 
!ZOO OCO E6 6 41F81 AC7 
1201 OOO E6A c1000598 
1 ~02 OOOESE 43F9C0 20F?58 
AFFECTS: NONE 
l 
ER_DI SPLAY: HCVEH.L DO-D2/D 6-D7 /A0-A l, -(SP ) SAVE REGISTERS USED 
HOVE.B t7,D6 NUMBE2 OF DIGITS TO rRINT-1 
KOVE.B tO,DO LOOP COUNTER 
BSR NEWLINE NEIT LINE 
LEA BR_D ISP_HSG,AO PRINT 9REAKPOINT MESSA GE 
BSR PUTH 
LEA BR_START,Al 
1203 000874 2419 BR_DIS1 HOVE .L (A1)+,D2 
A1 IS POINTER TO BREAKPOINT TABLE 
GET NEXT ADDRESS 
~2 0 4 OOOE76 66000010 
1205 OOOE 7A 5489 
i205 OOO E7C BZFC0 020F78E 
1207 000&82 6FFO 
1208 COO K84 60000032 
1209 OCOE88 5200 
!210 OOOESA 0 ~000005 
1211 OQ OESE 5F0000!2 
1212 OOOE92 5100 05 AC 
12~3 OCOE9 6 04COD005 
1:14 ~ OOE9A lZ3COOOD 
121 5 OOOE9E b!00 ~ 346 
121 6 OOO EA2 6100057A 
BNE BR DI32 
ADDQ.L t2,A l 
CMPA.L tBR_END,A1 
BLE BR_DIS1 
3RA BR_DIS_DO NE 
BR DIS2 ADDQ.B t1,DO 
CMPI.B tS,DO 
BLE BR DIS3 
BS& NEWLINE 
SUBI.B #S ,DO 
MOVE.B tl3, Dl 
BSR PR_SPA CES 
BR DI S3 3SR FUTW 
IS IT EI!PTY? (: 0) 
YES. ADVANCE POI~~RR 




IF >5 THEN NEED NEW LINE 
NO 
Y~S. PRINT NEW LINE 
ONE NEw LI NE IS ENOUGH 
PRINT SPACES 
?RihT THE BREAKPOINT 
!GU H J~ito r ve rs ion 4.3 
1217 OQOEA6 1E3CCC 20 
1218 OOCEAA €100 0286 
1219 000R AR 5489 
1220 OOOEBO B3FC0020F78E 
1221 OOCEB6 6FBC 
1222 OOOEB8 4CDF03C7 









123 3 OOORBR 48& 72040 
1Z34 OOOEC2 61000 t9E 
1235 OOOECS €1000402 
1236 OOOECA 2402 
1237 OOOR CC 670 00008 
123 3 OOOEDO 2242 
1239 OOOED2 61 00004E 
i240 OOORD6 4CDF020 4 










1251 OOOE~C 43&72 04 0 
12 52 OOO EEO 61000480 
125 3 OOOEE4 610004B4 
1254 OOOEEB 240Z 
1255 OOOEEA 57 0000 0C 
1256 OOOREE 2242 
1257 OOOEFO S1C0006A 
1258 OOOEF4 £0000006 
1259 OOOEFS 61000008 
1260 OOORFC 4CDF0204 







Wr itten t: JJe Hwang 
HOVE .B ISPACE,D? FOLLOWED BY A SPACE 
BSR PUTB _A 
ADDQ.L t2 ,A1 INCREMENT POINTER TO NEXT ENTRY 
CKPA.L tBR_END,A1 END OF TABLE? 
BLE BR_DISl NO 




t BREAK_SET : SET A BREAK POINT 
t 
t INPUT: AO POINTING TO THE NEIT CHARACTER IN THE INPUT BUFFER 
t RETURNS : NONE 
t AFFECTS : AO 
t 
BREAK_SBT: MO VEK.L D2 /Al,- (SP) 
BSR GET_TOKEN 
BSR STRING_TO_NUH 




BRE AK_S_D HC VSK.L (9P)+, D2/A1 
RTS 
SAVE REGISTERS USED 
GET THE NEW BREAKPOINT ADDRESS 
CONVERT TO A NUMBER 
SET CONDITION CODES 
IF ZERO, DO NOTHING 
SET THE NEw BREAKPOI NT 
DONE. RESTOKE &EGISTS RS 
ttttttttttttttttttttttttttlltttltttttttttttttttttt 
BREAK_REMV: REHOVE A BREAKPO INT 
t INPUT: AO POI NTING TO THE NEIT CHARACTER IN THE INPUT BUFFER 
RETURNS : NONE 
AFFECTS : AO 





KOVEA.L D2 ,A1 
BSR CLR_BR 
BRA BREAK_R_D 
BREAK_R_1 BSR INIT_BR 
BREAK_R_D HOVEM.L (SP )+,D2 /Al 
RTS 
SAVE REGISTERS USED 
GET THE BREAKPOINT ADDRESS 
CONVERT TO NUMBER 
SET CONDIT ION CODES 
IF ZERO, REMOVE ALL BREAKPOINTS 
REMOVE BREAKPOINT 
DONE 
RESET THE TABLE 
RES TORE REGISTER~ 
ttttttttttttttstttttttstttttttttttttttttttstttttst 
* t INIT_BR : INITI AL IZE THE BREAK?OINT TABLE, i.e., FI~L WITH O' S 
INPUT: NONE 
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12iC OOOF02 2F03 INIT_BR: KOVE.L AO,-(SP) 
12?1 OCC F04 41F90020F758 LEA Bi_START,AO 
1272 OOCFOA 4298 INIT_BR_LP CLR.L (AO)+ 
1273 OOOFOC 4258 CLR.W (AO )+ 
1274 OOOFOE B!FC0020F78E CMFA.L JBR_END,AO 
1275 OOOF14 6FF4 BLE INIT BR LP 
1276 OOO F16 13FCOOOO 
oo2oFm 
1277 OOOF1E 205F 










12Se OOOF22 48E!CJCO 
1289 ooom 2049 
1290 OO OF28 6!000062 
;:91 OO~ F2C uCO~ CC F ~ 
:292 ~OOF30 66 00 0 02 ~ 
lZ93 OOOF3 ~ 31GB 
1294 OOOF35 51000054 
1295 OOOF3A OCOOOOPF 
1296 GOO F3E 6? 00 0 ~ 0A 
12~7 OOOF 42 61 0 0 ~ 07 4 
~298 OOOF 46 5000000E 
1Z99 OCOF~A 610004F4 
1300 OOO F4E 4 1 F81B~ O 
13Jl OOOF52 610004BO 
1302 OO OFSE 4CDF0303 










i313 OOOF5C 48E7COCO 
l3 H DOCFSO 2049 







SET_BR: SET ONE 0? THE BREAK POINTS 
INPUT: Al HAS THE BREAKPOINT ADDRES3 
RETUR~S: NONE 
AFFECTS : NONE 
SET_BR: HOVEK.L aD-D l/A0-A1,- (SP ) 
HOVEA.L AI,AO 
BSR BR_TA3LE_SRCH 
CMP!.B UF F,DO 
BNE SET BR DONE 
SUB.L AO,AO 
BSR BR_TABLE_3RCH 
CHPI.B ts FF,DO 
BEQ SET_BR_ERR 
BSR BR TABLE INSRT 
BRA SET_BR_DONE 
SET_BR_E&R BSR NEW LINE 
LEA ER_ERR_MSG l, AO 
BSR PUTM 
SET_BR_DONE KOVEH.L (SP)+,DO-D1/AO-Al 
RTS 
rrrrtrrtrrttttrrrtrtrtrtrttrrrtrrtrrrtrrrt 
CLR_BR: REMOVE A BREAKPOINT FROM TABLE 
INPUT : Al HAS THE BREAKPOINT ADDRESS 
RETUR~IS : NONE 
AFFECTS: N01l3 
CLR_BR: KOVEH.L DO-Di/AO -A l,-( SP ) 
KOVE.L Al,AO 
BSR BR_TABLE_SRCH 
SAVE REGISTER USED 
AO (:: BASE ADDRESS OF TAB LE 
CLEAR BR ADDRESS 
CLEAR BR DATA 
END OF TABLE? 
NO 
YES. SET TRACE_DURING_BREAK OF? 
RESTORE RBGISTBR 
SAVE REGISTERS USED 
SEE IF THE BR EXISTS ALREA DY 
DO : FF MEANS NO 
EXISTS. DO NE 
ZERO AC 
LOOK FOR AN EMPTY SPACE IN TABLE 




PRINT gRROR MESSA GE 
RESTORE REGISTERS 
SAVE US ED REGISTERS 
SEE IF THE BR IS IN TASL& 
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!315 OOOF66 OCOOOOFF 
1317 OOOFSA 6700000E 
1318 OOCF6E 92C9 
1319 OOOF?O 92(} 
1320 OOOF72 61000044 
1321 OOOF76 6000000E 
1322 OOOF7A 610004C4 
1323 COOF7E 41FSIB27 
13 24 OOOF82 61000480 
1325 OOOrSS 4CDF03 03 








CLR_BR_ERR BSR NEWLINE 
LEA BR_E&R_MSG2,AO 
BSR PUTM 
CLR_BR_DONE KOVEK.L (SP)+,DO-D1/AO·Al 
RTS 




INSERT O'S AT THAT INDEX (REMOVE) 
DONE 











INPUT: AO HAS THE BREAKPOINT ADDRESS TO LOOK FOR 
RETURNS: INDEX IN TABLE IN DO (B YTE ) : FF IF NO MATCH 
AFFECTS: DO 
!335 
133 6 OOOF3C 48B7 0060 SR_TABLB_SRCH: KOVEM.L A1/A2,·(SP ) 
1337 OOCF90 227C0020F758 MOVE.L tBR_START,A1 
:338 OCOF96 303CFFFF ~OVE.W tSFFFF,DO 
i3 39 OOOF9A 2459 BR_T_S_LP MOVE. L (Al) +,A2 
1340 OOOF9C D2FCC002 ADDA t2,AI 
1341 OOOFAO 5240 ADDQ.W t1,DO 
1342 OOO FAZ S5C8 CMPA.L AO,AZ 
i343 OOOFA4 6700000C SEQ BR_T_S_DCNE 
1344 OOOFAB OCO OOOO A C~PI.B tNUK_OF_BRS,DO 
i345 OOOFAC 6DEC BLT BR_T_S_LP 
13 46 COJFAB 10ZCOOF~ MOVE .B tSFF,DO 
1347 OOOFB2 4CD?06 00 BR_T_S_DONE M07EM.L (SP)t,A!/AZ 
!3 48 OOOFB6 4E7 5 RTS 
SAVE US ED &EGISTERS 
A1 <:: BASE ADDRESS OF TABLE 
DO : -1 
GET NEXT BREAKPOI NT ADDRESS 




END OF TABLE? 
NO 













1359 OOOFB8 48E7EO SO 
1360 ~OOFBC C1FC0006 
13 61 000 FCO 2~7C0020F758 
1352 OOOFC6 21890000 
136~ OOOFCA 4CDFOi 01 
1364 OOOFCE 4E75 
1365 
BR_TABLE_INSRT: INSERT AN ENTR? INTO THE BREAKPOINT TABLE 
INPUT: A1 HAS THE ADDRESS TO INSERT 
DO HAS THE INDEX OF POSITION iN TABLE 
t &RTU~NS: NONE 
t AFFECTS: NONE 
l 
BR_TABLE_INSRT: MOVEK.L DO/AO,- (SP) 
HULS t6,DO 
KOVEA.L tSR_START.AO 
KOVE.L Al,O ( AO ,DO .~ ) 
MOVEM.L (SP)+,DO/AO 
RTS 
SAVE USED REGISTERS 
KULTIP~Y INDEX BY 6 
LOAD TABLE BASE ADDRESS 
MOVE INTO THE TAB LE 
MOVE INTO THE TASLE 
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1366 illlllllll11lllllllltttttttlttt1ltttl11:lll1 
i367 
13 68 INSERT_BR: INSERTS THE BREAKPOINTS IN TABLE INTO THE CODE 
1369 
1370 t INPUT: NONE 
1371 t RETURNS : NONE 
1372 t AFFECTS : NONE 
1373 
1374 OOOFDO 48E700AO INSERT_BR MOVEM.L A0/A2,-(SP) 
1375 OOOFD4 41F90 020F7S8 LEA BR_START,AO 
1376 OOOFDA 2458 INS_B_LP1 KOVE.L .(AO)+,AZ 
1377 OOOFDC BSFCOOOOOOOO CKPI.L t0,A2 
1378 OOOFEZ 66000011 BNE INS_B_LP2 
1379 OOOFE6 D1FC00000002 ADDA.L t2,AO 
1380 OOOFEC B 1FC0020~78E CKPA.L tBR_END,AO 
1381 OOOFF2 6B000012 BGT INS_B_DONE 
1382 OOOFF6 60E2 BRA INS_B_LP1 
1383 OOOFFS 30D2 INS_B_LP2 MCVE.W (A2),(A0)+ 
1384 OOOFFA 34BC4AFC MOVE.W #BREAKPOINT, (AZj 
1385 OOOFFR B1FC0020F7SE CMPA.L tBR_BND ,AO 
1386 001004 6FD4 ~LR INS_B_LP1 
1Z87 ~OiOJ5 4COF050C INS_B_DONE MOVEK.L (SP)+,A0/A2 
1388 00100A ?E75 RTS 
SAVE USED REGISTERS 
LOAD TABLE BASE ADDRESS 
GET NEIT BR ADDRESS 
SKIP? 
NO 
YES. INCREMENT POINTER 





AT THE END? 
NO 









REKOVE_BR: REMOVES THE BREAKPOINTS FROM CODE 
1397 
INPUT: NONE 
RETURNS : NONE 
AFFECTS : NONE 
!398 OOIOOC 4BR720AO REHOVE_BR: MOVBH.L DZ/AO/AZ, -(SP) 
13?9 001010 41F900:0F758 LEA BR_START,AO 
1400 001~16 2458 REM_B_Lfl HOVE.L (AO)+,A2 
140i 001018 3418 KOVE. i (AO )•,D2 
1402 00101A B5FCOOOOOOOO CKPA.L tO,A2 
1403 001020 6600000& BNE REM_B_LPZ 
1404 00102t B1FC0020F78E CHPA.L tBR_END,AO 
1405 00102A 6FEA BLE REK_B_LP1 
!406 00102C 6000000C BRA REK_B_DONE 
1407 001030 3482 REK_B_LP2 HOVE.V D2,(A2 l 
!408 ~01032 BlFC0020F78E CHPA.L tBR_END,AO 
1409 001038 SFDC BLE REK_B_LPi 
i410 00103A 4CDF05 04 RBK_B_DONE MOVEH.L (S?l+.D2/A0/A2 
141 1 OOiO~R 4R75 R~S 
i412 
SAVE rSBD REGISTERS 
LOAD TABLE BASE ADDRESS 
GET NEXT BR ADDRESS 
GET NEIT SAVE~ INSTRUCTION 
IS IT EMPTY? 
NO 




AT THE BND OF THE TABLE? 
NO 





t LOW LEVEL SUBaCUTINES : HOST OF THESE ROUTINES GET CALLED 
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14!6 FROM SiVRRAL DIFFRP.ENT M09ULES . THES 6 HANDLE ALL OF TEE 
~ 1 17 SPECIFIC TASKS, INCLUDING D!VICR SPECIFI C ROUTIN!S, i. e. , t 











1429 0010 40 610003FE 
1430 00!044 610 00 3BB 
!43 1 0010 48 ZE780000 










:m oo1o so 40B7 
!W 001052 2FOO 
1444 001 054 2009 
!445 001056 08000000 
1446 00!05 A 40RFOG04 
lW OOJO~R 20 1( 











1459 001062 OCG7 0030 
!450 0~!066 6D 00001A 
! ~6 : ~010 5A OC0700 46 
1462 00106E 6&0000!2 
1463 OO!C?Z OC0700 41 
1454 C01076 6C000010 
146; 00i07 A OCQ700j9 
SYNTAI ERROR ROUTINE 
INPUT: AO POINTING TO THE ERROR MESSA GE 
RE TURNS: NONE 
l 
t 
AFFECTS : AO 
SYNTAZ_ERROR BS~ NEWLINE 
BSR PUTM 
MOVR A. L SO, A7 
BRA FE TCH 
llllllllllllltlltlttttllltlll 
l 
PRI NT N&'i LINE 
PRI NT PASSED MESSA GE 
RESET STACK POINTER 
GET NEIT CO MMAND 
t CHECK_ODD : CHEC KS FOR AN ODD ADDRESS 
INPUT: A~DRRS IN Al 
t RETURNS: ZERO FLAG IF NOT ODD 
t AFFECTS: NONE 
t 
CHRCK_ODD: KOVB .W SR ,-(SP) 
HOVE. L 00,- (SP ) 
HOVE.L !l,DO 
BTST tO,DO 
MOVE. ~ SR .4(SP ) 
~OVE.L (SP)+,DO 
RTR :RET URN 
ttltllllllllllttltlllllllllll 
: 
;SAVE STATUS REGIS?ER 
;SAVE DO 
;GET ADDRESS 
; IS IT ODD 1 
;NRW STA TUS REGIST!t 
;RESTORE DO 
IS_vALID_HEI : CHECKS TO SEE IF A CHA RA CTER IS A vALID HEX D!GI~. 
: 
INPUT: CHARACTER IN ASCI I IN D7 
RETURNS : D6 : 0 IF VALI D 
: FF IF NOT 
AFFECTS: D6 
IS_VALID_HEI: CMP.B t 'O' ,D7 
BLT IS_VAL_liRil 
CMP.S t ' F' I D7 
BGT I3_VAL_HEI1 
CMP.B # I A I I 07 
BGE iS_YALJEl2 








SGU Honit~r version 4.3 
1456 00!07E 6F000008 
1467 001082 IC3COOFF 
1468 001 086 4E75 
1469 00!088 IC3COOOO 













1483 00108& OC07000D 
1484 001 092 6700003& 
i485 0010 95 OC07000A 
1486 00109A 67000036 
1487 00109& OC070020 
1488 0010A2 670 000 2& 
:489 OC10A6 OC07 002E 
1490 0010AA 67000025 
!491 0010AB OC070030 
1492 OO!OE2 6Dv0001A 
!493 001086 OC07005A 
1494 OO!OBA 6E000012 
1495 OO!OBB OC0700 41 
1496 C010C2 6COOOOOB 
i497 001 0C6 OC070039 
1498 0010CA 6F000006 
1499 0010CB IB3COOOO 









1509 00 1004 04010030 
1510 00 20D 8 OC010009 
15!1 oo:onc 6Fooo oo4 
1512 0010EO 5F01 
1513 
1514 ooJOE2 m5 
!515 
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BLB IS_VAL_HEI2 








IS_VALID_CHAR: CHECKS TO SEE IF A CHARACTER IS A VALID 
PASSES 0-9,A-Z (UPPER CASE), <CR>, <SP>, <.> AND <LF>. 
INPUT: CHA&ACTER IN ASCII IN D7 
RETURNS: D7 UNTOUCHED IF VAL ID 
D7 : 0 IF NOT 
t AFFECTS: NONE 
l 
IS_VALID_CHAR: CHPI.B #CR,D7 <CR>? 
BEQ IS_VAL_CH2 GOOD 
C~PI.B #LF ,D7 <LF >? 
BEQ IS_VAL_CH2 GOOD 
CKPI.B #SPACE,07 SPACE? 
BEQ IS_VAL_CH2 GOOD 
CHPI.B #DOT,D7 DOT? 
BEQ IS_VAL_CH2 GOOD 
CMP.B #'0' ,D7 <0? 
BLT IS VAL CHI BAD 
CKPI.B t'Z ' ,D7 lZ 
BGT IS_VAL_CHI BAD 
CKPI.B #'A' ,07 >:A 
BGE IS_VAL_CH2 GOOD 
CKPI.B #'9 ' ,D7 <:9 
BLE IS_VAL_CH2 GOOD 
IS_VAL_CHI HOVE.B tO,D7 BAD 








ATOH - CONVERTS THE ASCII CHAR ~N Dl TO HEX 
INPUT : DATA TO BE CONVERTED IN Dl 
RETURNS: CONVERTED DATA IN Dl 






SUBTRACT THE OFFSET FOR 
DIGIT 0 - 9, IF IN RANGE 
CHECK FOR VALID BINARY VALUE 
NUMBER, RLSE SUB THE OFFSET FOR 
HEI DIGIT A - F. 
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1516 llllllllll 
1517 l 
1518 l HTOA - CONVERT THE HEi VALUE IN D1 TO ASCII CHARACTER 
1519 INPUT: DATA TO BE CONVERTED IN D1 
1520 RETURNS: CONVERTED DATA IN D1 
1521 AFFECTS: D1 
1522 l 
1523 0010&4 06010030 HTOA: 
1524 0010E8 OC010039 
1525 0010RC 6F000004 
1526 0010FO 5E01 








ADD OFFSET TO GET TO ASCII 
, 0. - • 9. 
IF IN RANGE '0' - '9', !HEN QUIT 
OTHERWISE MUST ADD 2ND OFFSET TO 






t GETB_A - GET A BYTE FROM THR UART CHANNEL A AND LOAD IT INTO D7 
INPUT : NONE 
15 2 3 RETURNS: DATA IN D7 








THIS ROUTINE IS COMPLETELY INTERRUPT DRIVEN WITH A BUFFER SIZE 
SET WITH THE OBUFA_SIZE PARAMETER IN THE DECLARATION. 
IN THE WORST CASE WHEN THE BUFFER FILLS UP, IT HAS SAHR E~FECT 
AS A BUSY-WAIT TYPE I/0. 
THIS AND THE PUTB_A ROUTINE CAN BE ACCESSED WITH TRAP 0 AND 1 ~ALLS, 
RESPECTIVELY. 
1542 : 
15 43 0010F4 4A790020F750 GETB_A: TST.W AINUHCUK 
15 44 C010FA 67F8 BEQ GETB_A 
15 45 0010FC 00 7C0700 ORI.W I$700,SR 
15 46 001100 ZFOE MOVE.L A6,-(SP ) 
1547 001102 2C790020F7FC HOVEA.L MIAPOINT,A6 
1548 001108 1ElE HOVE.& (A6)+,D7 
!549 00110A 53790020F750 SUBQ.W tl,AINUHCUE 
1550 001110 BDFC0020FF7F CHPA.L tiBUFA_END,A6 
1551 001116 66000008 BNE GET_B_NO 
1552 OOiilA 2C7C0020FC80 HOVEA.L tiBUFA_START,A6 
!553 001120 23CE0020F7FC GET_B_NO HOVE.L A6,HIAPOINT 
1554 001126 OZ07007F AND.B t$7F,D7 
1555 0011ZA 027CF800 ANDI.W tSF800,SR 
155o 0011 2& ZC5F HOVE.L (SP)+,A6 




;HAVE A CHARACTER? 
;BRANCH IF NOTHING RECIKVED 
;DIABLE ISTERRUPTS 
;GET INPUT POINTER 
;GET CHARACTER 













l PUTB_A - PUT A BYTB TO THE UART FROM 07 CHANNEL A 
INPUT: DATA TO BE OUTPUT IN D7 
RETURNS : NONE 
AFFECTS: NO REGISTERS 
156 






THIS ROUTINE IS COMPLETELY INTERRUPT DRIVEN WI TH A BUFF;l SIZE 
SBT WITH THE OBUFA_SIZE PARAMETER IN THE DECLARATIOS. 
IN THE WORST CASE WHEN THE BUFFER FILLS UP, IT HA3 SAME EFFECT 
AS A BU3Y-WAIT TYPE I/0. 
157 1 001134 OC7902FF 
0020F74E PUTB_A: 
15 72 oott3A 6m 
CHPI .V tOBUFA_SIZE-1,AONUKCUE ;READY TO TRANSMIT? 
BBQ PUTB_A ;NO 
i573 00113C 2FOB 
1574 001138 007C0700 
1575 001 142 2C790020r7F8 
1576 OOIHS ICC? 
157 7 00!14A 52790020F74E 
1573 001150 0039 000 1 
0020F748 
1~ 7 9 001158 1 3F9C020F7~ 8 
HOVE.L A6,-tSP ) 
ORI.W t$700,SR 
HOVEA.L MOAPOINT ,A6 
MOVE.B D7 I (AS )+ 
ADDQ.V t1,AONUMCUE 
ORI.B t1,DUI_HASK 
OOS OO OOB HOVE.B DUI_~ASK,IHR 
1580 OO! i6 2 13FC0 00 4 
00800005 HOVE.B tS04,CRA 
1581 001 161 BDFC00 20FC7? CHPA.L tOBUFA_END,A6 
J5a! 00117 0 6600 00 08 BN& PtTB_A_NO 
!5S3 001 174 2C 7C002 ~ F980 MOVEA.L tOBUFA_START,A6 
;584 OC 11 7A 23 C&00 20F7F8 PUTB_A_NO MOVE.L AS,MOAPOINT 
1585 00 1:80 C27CF8GO ANDI.W tSFSOO,SR 
1595 001!34 zc:~ MOVE.L (SP )+,A6 







;GBT OUTPUT POINTE~ 
;TI CHARACTER 
;INCREMENT NUMBER OF ITEM! IN QUEUE 
;ENABLE TX A INTERRUPT 







GETB B - GET A BYTE FROM THE UART CHAHNEL B AND LOAD IT INTO D7 
INPUT : NONE 
1593 RETURNS: DATA IN 07 
1594 AF~ECTS: D7 
1595 
1590 THE I/0 DRIVER FORB CHANN&L ARE BUSY-WAIT TYPE DRIVERS. 
1597 
15S8 001188 08390000 
00800013 GETB_B: 




AND.B ts7F, D7 
RTS 
;BRANCH IF NOTHING RECIEVED 
;GET CHARACTER 1600 001192 IE3900800017 
1601 001 198 020700 7? 









;ZERO OUT HI BIT FOR COMPARES LATER ON 
lttUltt 
PUTS B - PUT A BYTE TO THE UART FROM D7 CHANNEL B 
INPUT: DATA TO BE OUTPUT IN D7 
RETURNS: ~ONE 
AFFECTS : NO REGISTERS 
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1611 oo:J9E og39oooz 
0080001Z PUTB_B: 
1512 OOIIA6 67F6 
BTST.a u ,sRB 
BEQ PUTB _B 
MOVE.B D7,TBB 
RTS 
;READY TO TaANSHIT? 
;NO 
1613 0011A8 13C700800C17 







1621 00 11BO 2F07 
1622 0011B2 IE3C0008 
1623 OOIIE6 5iOOFF7A 
lf24 OO~IBA IR 3C0020 
1'Z5 00118& 610 0FF72 
1626 OOIIC2 IE3C0008 
1627 0011C6 5100FF6A 
JEZS OOIICA 2E!F 






:536 OOllCE m7 
1637 0011D ~ !E3COOOB 
!638 0011D 4 6!88 
1639 0011D6 1E3C002 0 
1640 0011DA 61G2 
16~1 0011DC IE3C00v8 
1642 OOllEO 6iBC 
1543 00l~E2 ZB iF 










16 54 0011B6 2F07 
1655 0011E8 OC010000 
16 56 OCllBC 6FOOOOOE 
1657 OOiiFO IE3 C0020 
1658 OO IIF4 6iOOFF3C 




t BACKSPACE_A WRITE A BACKSPACE iO CHANNEL A UART 
ALL REG ISTERS PReSERVED 
l 
BACK3PACE_A: MOVE.L 07,-(SP) 
KOVE.B #BS,07 
SAVE D7 
PRINT BACKSPA CE 
BSR PUTB_A 
KOVE.B #SPACE,07 
BSR PUTS A 
KOVE .B #ES,D7 
BSR PUTB_A 
MOVE.L (SP )+,07 
RTS 
PRINT 3PA CE 
PRINT BACKSPACE AGAIN 
RESTCRE D7 
11ltlllllll11llllt1tt111lll11tltttll1 
' BACKSPACE_B IRIT& A BACKSPACS TO CHANNEL B UART 
t ALL REGISTERF PRESERV~D 
t 
BACKSPACE_B: KO VE .L 07,-(SP) SAVE D7 
l 
KOVE.B tBS,07 PRINT BACKSPACE 
BSR PUTB_B 
KOVE.B #SPACE,D7 PRINT SPA CE 
BSR FUTB_B 
MOVK.B tBS,D7 PRINT BACKSPACE AGAIN 
asR PUTB_B 
KOVE .L (SP )+,D 7 RESTORE 07 
&TS 
PR_SPACES: PRINT VARIABLE NUMBER OF SPACES 
INPUT: 01 CONTAINING THE NUMBER OF SPACES TO PRINT (BYTE) 
RETURNS: NONE 
AFFECTS: NONE 
PR_SPACES MOVE .L DI/D7,-(SP ) 
C!IPI.B to, n 1 
SAVE REGISTERS USED 
IS THERE ANY SPACES TO PRI NT? 
NO. BLE PR_8P _DN 
MOVE.B #SPACE,D7 
PR_SP_LP BSR PUTB_A 
SUBQ.B tl,D1 
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1660 0011FA 66F8 
1661 0011FC ZE!F 










1672 001200 4BE75200 
1673 001204 4282 
1674 001206 4203 
1575 
1575 001208 6!0CFESA 
1677 00120C OC070000 
1678 001210 6700 0058 
1579 001 214 OC070020 
!580 001218 67000050 
1581 00121C OC070053 
16BZ 001220 67000042 
1&83 001224 OC070051 
1684 001ZZS 67000040 
1685 00122C OC070008 
1586 001230 6? 000028 
1687 001234 OC07007F 
1688 001238 6700 0020 
1689 00123C 6100FE24 
1690 001240 ocosoooo 
1691 001244 66C2 
1592 001245 5203 
1693 001248 6100FEE8 
1694 001HC 4281 
1695 00124E 1207 
1596 001250 6100FE82 
1697 001254 E98A 
16 98 001256 0481 
1699 001258 60AE 
1700 00125A OC030000 
1701 00! 25E 67A8 
l?:lZ 001260 5302 
l7 03 001262 E88A 
!704 001264 610CFF4A 
1705 001268 609E 
1706 J01ZSA 4CDF004A 




PR_SP_DN MOVE.L (SP)+,Dl/07 
RTS 
NO 







GETN : GET HEl DIGITS FROM THE UART, CONVERT TO BINARY 
RESULT IIITO DZ. 
INPUT: NONE 
RETURNS: THE LAST BYTE ENTERED BY THE USER IN 07 
AFFECTS: 02,07 






CHP.B ISPACE,D 7 
SEQ GNDONE 
CHP.B I' S', 07 
BEQ GNDONE 
CHP.B I ' Q' ,D7 
BBQ GNDONE 
CMPI.B IBS ,D7 
BBQ GBTN_BS 





ADDQ.B 11 ,D3 




LSL. L t4 '02 
ADD.L 01,02 
BRA NITDIG 
SAVE REGISTERS USED IN ROUTINE 
BUILD RESULT IN D2 AS YOU GO 
03 IS THE CHARACTER COUNTER 
GET A BYTE FROM USER 
QUIT WHEN USER HITS A <CR>, 
<SP> ,'S' (FOR 'SKIP'), OR 




IS THE DIGIT A VALID HEX NUMBER? 
NO 
INCREMENT CHARAC~ER COUNTER 
ECHO 
LONG ADD, SO CLEAR ALL OF 01 
RUNNING TOTAL IN 02. NUMBER IS 
ENTERED HIGH HEX DIGIT TO LO HRI 
DIGIT, SO JU~T LEFT SHIFT D2 4 PLACES 
AND ADD IN THE NEIT HEX NUMBER 
GBT NBIT DIGIT 
GETN BS: CHPI.B tO,D3 IS THERE ANYTHING TO BACKSPACE TO? 
NO. BEQ NITDIG 
SUBQ.B fl. 03 
LSR.L 14' 02 
BSR BACKS?ACE_A 
BRA NITDIG 
GNDONE: HOVEH.L (S P)+ ,Dl/D3/D6 
RTS RETURN 
YES, DECREMENT CHARACTER COIJtlTBR 
SHIFT OUT THE LAST ENTERED NUMBER 
PRINT BACKSPACE 

















1723 001270 2FOi 
j 724 0012?2 4202 
17 Z5 OC!21 4 61 00 FF12 
17Z6 001278 1~07 
172? 001 27A 61 00FE58 
me oo121E w: 
1729 001230 6 100 ~F06 
1730 OO!ZS 4 1207 
:7 31 001286 s; OC FE4C 
1732 0012BA S9 CA 
!733 CO lZSC D401 
17 34 001ZSE 221~ 
1735 001 290 4E '5 
1 "'~ ... 






1742 001292 4242 
170 00!2 94 61DA 
1744 001296 EHA 
1745 oo129s s1ns 







i?53 oo129c m2 
1754 ~0! 29B 6100 
!?55 OO!ZA 0 ElSA 
17 5€ OGl ZAZ 61 CC 
!757 0012H Sl8A 
1758 G012 A5 SICS 
!753 oo12AS ms 
GETN2,GBTN4,GETN6,GETNS ARE ALL USED BY THE DOWNLOAD ROUTINE. 
UNLIKE GETN WHICH CAN TAKE ANY VARIABLE LENGTH OF NUMBER OF UP TO 
8, THESE ROUTINES GET EIACTLY THE NUMBER THEY SPECIFY. THIS IS 
NECESSARY FOR PROPER HANDLING OF S RECORDS. 
UtUU 
GETN2 - GET TVO HEI DIGITS F&OM THE UART, CONVERT TO BINARY 
t RESULT INTO D2. 
t 
GRTN2: MOVE.L Dl,-(SP) SAVE Dl 
CLR.B D2 BUILD RES ULT IN D2 AS YOU GO 
BSR GRTB_B GET FIRST DIGIT 
MOVE.B D7,Dl CONVERT TO HEX 
BSR ATOH 
MOVE .B Dl ,D2 AND SAVE IT 
B3R GETB_B 
MOVE.B D7,Dl GET NEIT DIGIT 
BSR ATOH CONVERT TO HEX 
LSL.B 14 ,D2 MULTIPLY BY 16 (THIS IS HIGH DIGIT ) 
ADD.B Dl,D2 ADD TO FIRST DIGIT 
HOVE. L (SP)+,D1 RESTORE Dl 
RTS 
uuut 
GETN4 - GET FOUR HEI DIGITS FROH THE UART, CONVERT !0 BINARY 
t RESULT INTO D2. 
t 
GETN4: CL&.V 02 BUILD RESULT IN D2 
BSR · GETN2 GET 2 HEI DIGITS 
LSL. V tB,D2 MULTIPLY BY 256 
BSR GETNZ GET TWO MORE 
RTS 
UUlU 
GETN6 - GET SII HEI DIGITS FROM THE UART, CONVERT TO BINARY 
RESULT INTO D2. 
GETN6: CLR.L DZ BUILD RESULT IN DZ 
B3R GETN2 GET 2 HEX DIGITS 
LSL.L t8.D2 MULTIPLY BY 256 
BSR GETNZ GET TVO MORE 
LSL. L t8,D2 MULTIPLY BY 256 
BSR GETN2 GET TWO !!ORE 
RTS 







liEo 0012AA mz 
1767 0012AC 61C2 
176S 0012AB ElSA 
1769 oomo 61BB 
1110 oomz ElSA 
1771 001284 61BA 
1772 001286 EISA 
1773 0012BS 6186 










1784 OOIZBC 4SE70!SO 
!785 OOIZCO 61000!7E 
1?86 00!2C4 41FSI9DA 
1787 0012C8 6!00013A 
17 88 OOIZCC 207C0020FFSO 
17 S9 
17 90 001202 6!00FE20 
1791 001206 OC07000A 
1792 0012DA 67F6 
1793 00!2DC OCO?OOOS 
1794 00 !2BO 57000028 
1795 0012E4 OC07007F 
!796 0012ES 670 000 26 
1797 00!2BC BIFCOOZOFFFF 
17 98 0012F2 67000015 
1799 0012F6 6100FD96 
1S OO 0012FA 4A07 
ISO! 0012FC 6704 
1S02 0012FB IOC7 
!S03 001300 6100FB30 
1S 04 001304 OC070 00D 
1805 001308 66C8 
1806 00130A 4CDF0!80 
1807 00130B ms 
160 
Written by Joe Hwang 
UUlU 
l 
l GBTNS - GBT EIGHT HEI DIGITS FROM THE UART, CONVERT TO B I ~ARY 
RESULT INTO DZ. 
• GBTNB: CLR.L D2 BUILD RESULT IN DZ 
BSR GETN2 GET 2 HEI DIGITS 
LSL.L tS ,DZ MULTIPLY BY 256 
BSR GETNZ GET 2 MORE 
LSL.L t8,D2 MULT IPLY BY 256 
BSR GETN2 GET 2 MORE 
LSL.L #8 ,D2 MULT IPLY BY 256 
BSR GBTN2 GET 2 MORE 
RTS 
lUUUU 
GETCOHLINE - GET A COMMAND LINE FROM THE USER. FILL THE INPUT BUFFER 
l 
WITH CHARACTERS UNTIL A <CR> HAS BEEN ENTERED. 
INPUT: NONE 
RETURNS: COMMAND LINE IN INPUT BUFFER, NO DIREC~ RETURN IN REGISTE&S 
AFFECTS: NONE 




























tiBUFF _END I AO 
GETC3 





CKPI.B tCR ,D7 
BNB GBTC1 
HOVEM.L (SP )+,D7/AO 
RTS 
PRINT SYSTEM PROMPT 
START OF INPUT BUFFER :::) AO 
GET A CHAR FROM US ER AND ECHO 
IGNORE LINEFEEDS 
IS IT BACKSPACe? 
IS IT RUBOUT? (SAKE AS BACKSPACE ) 
ARB VB AT THE END OF BUFFER? 
VALID CHARACTERS? 
VALID IF ! : 0 
NO WAY JOSE! 
HOVE DATA INTO BUFFER 
END OF COMMAND LINE? 
DONE. RES~ORE REGISTERS 
1808 001 310 B1FC0020FFSO GETC2 
1809 00i316 67BA 
CHPI.L tiBUFF_START,AO 
BBQ GETCl 
BACKED UP TO THE BEG rNNING? 
YES 
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1810 00!318 5388 
1811 00131A 6100FR94 












1824 001320 48E7 0C60 
18Z5 001314 303COOOO 
:sz6 001323 lOlA 
1827 oomA ssog 
!828 00132C 56C8FFFC 
1829 001330 OC40FFFF 
1830 001334 6700000A 
1831 001338 103COOFF 
1832 00133C 60000006 
1833 001340 103COOOO 
1834· 001344 4CDF060 0 











SUBQ.L t1,AO NO. DELETE ONE CHARACTER FROM EVFFER 
BSR BACKSPACE_A 
BRA GETCJ 
CKP_STRING COMPARES TVO STRINGS FOR A MATCH 
INPUT: A1 IS POINTER TO THE TARGET STRING 
A2 POINTS TO FOLLOWING DATA STRUCTURE 
NUMBER OF BYTES TO BE MATCHED · I (::: A2 
STRING TO BE HATCHED FOR 
RETURNS: DO : 0 IF HATCH, FF ~0 MATCH 
AFFECTS: DO 









KOVE.B UFF,D O 
BRA CMP JTR3 
CMP_STRZ KOVE.B tO,DO 
CMP_STR3 HOVEM.L (A7)+,Al/A2 
RTS 
GET t OF CHARACTERS TO BE MATCHED 
COMPARE 
DO GO NEGATI1E? (HEASS MATCH ) 
NO MATCH 
RESTORE REGISTERS 
l STRIP JPACE STRIPS LEADING SPACES FROM THE COKKAND BUFFER 
AO POINTS TO THE RE~AINING COMMAND BUFFER AREA 
UPON EXIT POINTS TO THE FIRST NON SPACB, IF ANY 
INPUT: AO POINTS TO CURRENT CHARACTER IN INPUT BUFFER 
RETURNS: ADVANCED AO (NEXT NON-SPACE CHARACTER) 
AFFECTg: AO 
1845 l 
1846 00134A 3JFC002JOOCO STRIP_SPACE: CMPI.L tiBUFF_END+J,AO AT THE END? 
1847 001350 6700000E BEQ STRIP! 
:943 00!354 OCJ00020 CMPI.B ISPACR, (AO) SPACE? 
i849 001358 6€000006 BNB STRIP! 
1850 00135C 5288 ADDQ.L 11,AO ADVANCE POINTER 
1851 OOJZ5E 60EA BRA STRIP_SPACE 










GET _TOKEN GETS THE NEIT ~OKBN IN THE ~OM~AND BUFFER 
i.e., SEARCH THE STRING POINTED TO BY AO UNTIL 
A TOKEN TERMINATION CHARACTER IS ENCOUN~ERED. 
IN THE H~AN TIME, COPY CHARACTERS TC TOKEN BUFFER 
162 




INPUT: CURRENT POINTER TO THE COMMAND LINE IN AO 
RETURNS: NEW POINTER IN AO, COPIED TOKEN IN TOKEN BUFFER 
AFFECTS: AO 
1863 ' 
1864 001352 ZFC9 GET_TOKEN: MOVE.L Al,-(SP) 
1865 001364 227C0020F800 MOVE.L tTOKEN_START,Al 
1855 00135A SID& BSR STRIP_SPACB 
1867 00136C B1FC0020FFFF GET_TOK1 CMPI.L t iBUFF_END,AO 
1868 0013?2 6700001& BEQ GBT_TCK2 
1869 001376 OC100020 CMPI.B tSPACE,(AO) 
1870 00137A 6?000016 BEQ GET_TOK2 
1871 00137E OC10002E CMPI.B tDOT,(AO) 
1872 001382 6700000E BiQ GET_TOK2 
1873 001385 OC!OOOOD CMPI.B tCR,(AO) 
!S74 00138A 67000006 BEQ GET_TOI2 
1875 00138E 1208 MOVE.B (AO)+,(Al)+ 
IS76 001390 SODA BRA GET_TOKI 
1877 001392 12BC0009 GET_TOK2 MOVE.B tO,(AI) 
1878 001396 225F MOVEA.L iSP)+,Al 
1879 00!29 8 4E75 RTS 
mo 
SAVE Al 
STRIP. LEADING SPACES 
AT THE END OF INPUT BUFFER? 
TOKEN TERMINATION CHARACTER? 
DITTO 
D!TTO 
MOVE INTO TOKEN BUFFE~ 
NEIT 






ltlS tl lttSlSittlSllSSSSSStllllSltttllt Stttl i Slt 
t 
t STRIN~_TO_NUM CONVERTS STRING TO A SUHB6R 
ISSS 00139A ZF09 STRISG_TO_NUH MOV&.L Al,-(SF) 
1385 00i39C Z27C0020r800 MOVEA.L tTOKEN_START,Al 
;S87 00i3AZ 4232 CLR.L D2 
1338 0013A4 1&19 STRING_! MOV&.B (A1)+,D7 
!889 0013A6 OC070000 CHPI.B #O,D7 
1890 0013AA 67000034 BEQ STRING_4 
i891 00!3AE OC070030 CMP.B #'0' ,07 
1892 0013BZ 6D00001A BLT STRING_2 
1893 001385 OC070046 CMP.B #'F' ,D7 
1894 0013BA 6&000012 BGT STRING 2 
1895 0013BE OC070041 CMP.B #'A' ,D7 
1896 0013C2 5COOOOOE BGE STRING_3 
1897 0013C6 OC070039 CHP.B t '9' ,07 
1898 0013CA 6F000006 BLE STRING_3 
!899 0012CE 5000FC70 STRING_2 BRA SYNTAI_ERROR 
1900 OG13D2 4281 STRING_3 CLR.L D1 
!901 00!3D4 1Z07 HOVB.B D7,01 
i902 0013D6 6100FCFC BSR ATOH 
1903 0013DA E98A LSL.L #4,DZ 
1904 00i3DC D48i ADD.L Dl,D2 
1905 0013DE 60C4 BRA STRING_! 
1906 u0i3E0 225F STRING_4 HOVEA.L (SP )+,Al 
1907 00!3E2 4E75 ~TS 
JSCS 
190~ 
END OF STRING? 
YES 
CH5CK !0 SEE IF HAVE A VALID HEX 
DIGIT. ('0' ... '9' OR 'A' ... 'F' l 
ADD THE DIGIT TO ~HE 
RUNNING TOTAL IN OZ. NUMSER IS 
ENTERED HIGH HEX DIGIT TO LO HEI 
~IGIT, SO JUST LEFT SHIFT DZ BY 4 
AND ADD IN THE NEXT HEX NUMBER 








1917 0013E4 48E7Z300 
1918 0013E8 6100 0056 
1919 O G1 3 E~ 2409 
19ZO 0013EE !C3C0005 
192i OO!JFZ 6100002A 
1922 00 13 F6 1E3C003A 
1923 00 13 rA 6!00FD3 6 
!9 24 0013 FE 4CDFOOC4 













1938 oc: ~ o ~ 48&7 0180 
19!9 oo!4ca l&18 
1940 00l 40A OCO?OO FF 
194 1 00 14 0& 6700 00 08 
194 2 0014i2 5100rD1 E 
1 9~3 001~ 1 6 SOFO 
1944 
1945 00 1418 4CDF 01 80 












19 5£ OOl llE 4EE74 ZOO 
195 9 0014:2 E50E 
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UUlUU 
PUTADD& - VRaE OUT THE VALUE OF THE ADD &ESS IN Al TO THE UART 
INPUT: ADD&ESS IN Al (LONG) 
RETURNS: NONE 
AFFECTS : NOliE 
• PUTADDR: MOVEM.L D2/D6 /D7 ,-(SP ) 
lUUUU 
BSR NEWLINE 
MOVE.L Al ,D2 
MOVE .B 15,06 
BSR PU!N 
MOVE.B ICOLON, D7 
BSR PUTB _A 
MOVEM. L ( SP ) t,D 2/ D6/~? 
RTS 
GO TO THE BEGINNING OF THE NEIT LINE 
SEAVE Al INTACT 
WRITE OUT !~DRESS AND A COLON 
PUTM - PUT THE MESSAGE STARTING AT THE GIVEN LO CAT IO N OUT TO !HE UART. 
• 
UPON ENTRY. !0 HOLDS THE STARTI NG ADD& OF THE MESSAGE. THE 
MESSAGE IS A BYTE STRING IN MEMORY 
THE END OF THE MESSAGE IS DENOTED WITH A SFF . 
INPUT: STARTIHG ADDRESS OF MESSAGE IN AO 
RETURNS: NONE 
AFFECTS: NONE 
PUTM: MOVEM.L AO /D7.-(SP ) 









READ ONE BYTE OF 7HE MESSAGE 
SEE IF AT END OF MESSAGE 
PUT OUT THE CURRENT B?TE AND 
GET THE NEXT O ~IE 
l PUTN - CONVERT THE NUMBER IN 02 FROM BEl TO ASC ii, AND PUT IT OUT TO 
THE UART IN THE NUMBER OF ASCII CH ARS GIVEN Ill D6. UPON ENTRY, 
D6 HOLDS THE I CHARS MINUS 1 TO WRITE OUT . 
INPUT : D2 - NU~BER TO BE WRITTEN 
06 - NUMBER OF CHARACTERS TO BE WRITTEN - 1 
RETURNS: NONE 
AFFECTS : NONE 
PUTN: MOVEK .L Dl /D6/D7,- (SP) 
LSL.B t2,D6 
SAVE REGISTERS 
CONVERT I CHARACTERS TO I EITS 
SGU Motitor 1ersicn 4.3 Written by Joe Hwang 
1960 
1961 001424 2202 
1962 001426 BCA9 
1963 001428 0201000F 
1964 00142C 6100~CB6 
1965 0014~0 lEO! 
1966 001432 6100FCFE 
1967 
1968 001436 5906 
19€9 001438 SABA 
19i0 00143A 4CDFOOC2 





















GET NEXT DIGIT 
AND OUT UNWANTED BITS 
CONVERT TO ASCII 
WRITE THE CONVERTED CHAR OUT TO UART 
MOVE TO NBIT DIGIT 










t NEWLINE - SEND A CARRIAGE RETURN AND LINE FEED (TO EFFECT A NEW LINE 
1981 001440 2F07 
1982 001 442 1R3COO OD 
1983 001 445 5lOOFCBA 
1984 00144A 1B3CO GOA 
1985 00144E 6100FCE2 
1986 001452 2E1F 
1987 001454 4E75 
1988 
ON A TERMINAL ) TO THE UART . 
INPUT: NONE 
&&TURNS: NONE 





















1991 l INIT_VECS: INITALIZE THE VECTORS USED IN LOW RAM 
19 92 l ALSO INITIALIZE THE I/0 BUFFER POINTERS 
1993 l 
1994 001456 207C00200000 INIT_VRCS: MOVE.L tRAMSTR,AO 
1995 00145C 303C4BF9 MOVE.W tJMP,DO 
1996 001460 JOCO MOVE.W DO,(AO)+ 
1997 00!462 20FC00001DFO MOVB.L tBUS_ERROR, (AO)+ 
1998 001468 JOCO MOVE.W DO,(AO )+ 
1999 00146A 20FC00001E5C MOVE.L tADDR_ERROR,(AO)+ 
2000 001470 30CO MOVB.W DO,(AO)+ 
2001 001472 20FC00001EDS MOVB.L tZERO_DIVIDE,(AO)+ 
2002 001478 323C0003 MOVB.V t3,D1 
2003 00147C 30CO INIT_Vl MOVE.W DO,(AO )+ 
2004 00147B 20FC00001FB2 MOVE.L tDUART_ISR,(AO)+ 
2005 001484 51C9FFF6 DBRA D1,INIT_V1 
2006 001488 23FC0020FC80 
OOZOF7FC 




;GET START OF RAH 
;OPCODE FOR JUMP 
;WRITE JUMP 
;ADDRESS OF BUS ERROR ROUTINE 
;WRITE JUMP 
;ADDRESS OF ADDRESS ERROR R. 
;WRITE JUMP 
;ADDRESS OF ZERO DIVDB R. 
;REPEAT 4 TIMBS 
;WRITE JUMP 
;WRITE ADDRESS OF DUART ISR 
;LOOP 
;SET MAIN INPUT A POINTER 
;SET INTERRUPT INPUT A POINTER 
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2008 00149C 23FC0020F980 
0020F7F8 
2009 0014A6 23FC0020F980 
0020F7FO 
2010 001480 23FC0020F900 
0020F7BC 
2011 00148A 23FC0020F900 
0020F7B4 
2012 0014C4 23FC0020F880 
0020F7E8 
2013 0014CB 23FC0020F880 
0020F7BO 
2014 00!4D8 33FCOOOO 
0020F750 
2015 0014EO 33FC~OOO 
0020F7 4B 
2016 OOllE8 33FCOOOO 
0020F74C 
2017 0014FO 33FCOOOO 
0020F74A 
2018 0014F3 13~COOFF 
0020F753 
2019 001500 13FCOOFF 
0020F754 
2020 C015C8 13FCOOFF 
0020F755 


















;SET MAIN OUTPUT A POIN13R 
;SBT INTERRUPT OUTPUT A POINTER 
;SET MAIN INPUT 8 POINTER 
;SET INTERRUPT INPUT 8 POINTER 
;SBT MAIN OUTPUT B POINTER 
;SET INTERRUPT OUTPUT B POINTER 
;RBSBT QUEUE SIZE 
:RESET QUR~B SIZE 
;&BSBT QUBUB SIZE 




Z025 INIT_REGS : ZERO OUT ALL THE REGISTERS OF APPLICATI1N PROGRAM 
202S 
ZC27 001512 13FCOOOO 
0020F794 INIT_RBGS MOVB.8 tO,USER_PRG_ON 
2028 00151! 2C7C0020F79A MOVBA.L tREG_S_START+4,A6 
2029 001520 2CFCOOZOF546 MOVE.L tUSER_SP,(A6)+ 
2030 00152S 40DE MOVE SR,(A6)+ 
203 1 001528 429E CLR.L (AS)+ 
2032 00152A 429B INIT_RBG1 CLR.L (AS)+ 
2033 00152C 8DFC0020F7BO CMPA.L tRBG_S_END!AS 
2034 001532 66F6 BNB INIT_RBG1 
2035 00i534 4B75 RTS 
;USER PROGRAM IS OFF 














2042 001536 OC3900FF 
SAVE_REGS SAVE ALL TBB REGISTERS,PSW,PC AND USER SP 
ALSO SWITCHES TO THE MONITOR SP 
0020F794 SAVB_RBGS: C~PI.8 t$FF,USBR_PRG_ON :WERE VB RUNNING AN APP. PRJGRAM? 
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2043 0015~E 6600004C 
2044 001542 13FCOOOO 
BNE SAVE_REG_DONE 
0020F794 MOVB.B tO,USER_PRG_ON 
2045 00154A 23CE0020F7DC KOVE.L AS,RBG_S_END-4 
2046 001550 ZC790020F796 MOVE.L REG_S_START,AS 
2047 001556 9CFCOOOA SUBA tlO,AS 
2048 00155A 2CDF MOVE.L (SP)+,(A6)+ 
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2049 00155C 33D70020F79E MOVE.V (SP),REG_S_START+B 
2050 001562 3CDF MOVB.V (SP)+,(A6)+ 
2051 001564 23D70020F7AO MOVE.L (SP),REG_S_START+lO 
2052 00156A ZCDF MOVE.L (SP)+,(A6)+ . 
2053 00155C 23CF0020F79A MOVB.L A7,REG_S_START+4 
2054 001572 9CPCOOOA SUBA t10,A6 
2055 001576 23CE0020F796 MOVE.L A6,&EG_S_START 
2056 00157C 2E7C0020F7DC HOVE.L tRBG_S_BND-4,!7 
2057 001582 48E7FFFC MOVRH.L DO-D7/AO-A5,-(A7 j 
2058 001586 2E790020F796 MOVE.L REGS S~ART,A7 
2059 00158C 4E75 SAVE_RBG_DONE RTS 
2060 
;NO 
;NOT ANY MORE 
;SAVE A6 
;RETRIEVE THE MONITOR STACK POINTE~ 
;AND COPY ALL INFO FROM USER STACK 





;SAVE USER SP 
;CORRECT THE MONITOR STACK 
;AND SAVE IT 
;LOAD POINTER TO REGISTER STORAGE 
;SAVE ALL REGISTERS 







t REST_REGS : RESTORE THE REGISTERS FOR THE APPLICATION P~OGRAK 
ALL BUT THE SP,PC AND PSV 
2055 l 
2066 00158B 2C7C0020F7A4 RBST_REGS MOVB.L tREG_S_START+ 14,A6 
2067 001594 4CDE3FFF MOVEM.L (A6)+,DO-D7/A0-A5 
2068 001598 2C790020F7DC HOVE.L &EG_S_BND-4,A6 





;GET BASE ADDRESS OF REGISTERS 
;POP ALL REGISTERS 
;POP A6 
2073 INIT_DUART : INITIALIZE THE 68681 DUART CHIP 
2074 




t DETERMINE THE BAUD RATE OF CHANNK~ A BY READING THE INPUT PINS ON THE DUART 
t ENCODING OF THE BITS OF OPCR 
2079 
2080 BIT 5 BIT 4 
2081 0 0 
2082 0 1 
2083 1 0 
2084 t 1 1 
2085 0015AO 103900800018 INIT_DUART MOVE.B OPCR,DO 
2086 0015A6 02000030 ANDI.B J$30,DO 
2087 0015AA 13FC0002 
00800001 MOVE.B J$02 ,MRA 
!088 001582 13FC0007 
00800001 MOVE.B I$ 07,KRA 






;READ BAUDRATE SWITCHES 
;SET KR1A 
;SET KR2A 
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2CSO 0015cE 67000D1E 
2091 0015C2 OC000010 
2092 00i5C6 57000022 
2093 0015CA OC000020 
2094 0015~E 67000026 
2095 0015D2 13FCOOCC 
00800003 
2096 00150A 60000022 
2097 0015DE 13FC0066 
oosooooJ amo 
zosa oo15E6 sooooots 
2099 0015EA 13FC0088 
00800003 BWO 
2100 0015F2 SOOOOOCA 
2101 0015F6 13FCOOBB 
00800003 B9600 
2102 0015FE .3FC0001 
BBQ a1200 










KOVE.B #$BB ,CSRA 
00800005 BAUDONE KOVE.B #$0l ,CRA 
2103 00i506 13FC?C42 
00800011 HOVE.B #$42,~RB 
21G4 00i60E 13FC0007 
OOBOOOll MOVE.B #$07,HRB 
2105 0016i6 13FC0066 
00800013 
2105 00161E 13FC0005 
ooaoom 
2107 0016Z6 13FC0080 
00800009 
2i08 00162E 13FC0040 
00800019 
2109 001636 13FC0002 
0020F748 
:110 00163E 13F9002CF74S 
OOSCOOOB 
2111 0016 48 13FCOOCO 
00800018 
2112 001550 4&75 
2113 
HOVB.B #$66, CSRB 
HOVE.B UCS,C&B 
MOVE.B t$8 0,ACR 
HOVE.B #$40 ,IVR 
HOVE.B #$0Z, DUI_MASK 
HOVB.B ~UI_HASK,IHR 







;ENABLE PORT A RBCEIVER 
;HODB CHANNEL 8: PARITY EVEN 
;S'!'OP 1 
;BAU~ : !ZOO (DEFAULT) 
;ENABLE PORT B 
;AUIILLARY-DIABLE EVERYTHING 
;INTERRUPT VECTOR REGISTER (: lOOHl 
;STORE DUART MASK INFO .. CHANNEL A RI 
; WRITE MASK INFO 





2116 t KICK_DUART: PUTS TEE DUART IN A KNOWN STATE, RESETS THE BUFFERS, ETC. 
2117 t 
2118 00165: 4A790020F74E KICK_DUART: TST.W AONUHCUE 
2119 001658 66F8 BNE KICK_DUART 
2120 C0165A 46FC270D KICi_OUART2: KOVE .V t$2 700,SR 
2121 00165B 4E70 RESET GIVB 
2i22 001660 6100FDF4 BSR INIT VECS 
2123 001664 6100FF3A BSR INIT DUART 
2124 001668 46FC2000 HOVE.W t$20 00,SR 
2125 00166C 4E75 RTS 
WAIT TIL IT FINISHES 
DISABLE INTERRUPTS 
IT A SWIFT KICK 
RB INITIALIZE VECTO RS 













2133 00165E 53 
2134 001687 57 
2135 00169C 4C 
2136 0016AE H 
2137 001602 4D 
2138 OOJEFS 42 
2139 0017iC 5B 
2140 00!741 58 
2l41 00 17S7 20 
2HZ 001792 20 
2143 0017C7 44 
2i44 0017 F2 53 
2145 001816 52 
2146 OC1B3D 54 
2147 001868 H 
2148 001891 H 
2149 0018BE 43 
2150 0018E3 52 
2151 001908 4D 
2152 OO!S3B 45 
2153 00196& ~3 
2154 0019A9 20 
2155 00 1909 FF 
2156 0019DA 53 
2157 ooms :~ 
z:~ s oo: m n 
~15? 001 Al C 20 
mo oo 1A3B q 
2151 00 1H2 41 
2162 001A49 H 
2163 00 1A58 41 
2154 001A6A 49 
2155 001A32 59 
2166 00iAA3 53 
Z167 00iAB5 50 
2168 001AC7 42 
2159 001AD5 2D 
217C 001AE7 45 
2171 OOlAFC 52 
2i72 001B10 42 
:173 00! 827 H 
2174 G01B3E ZD 
2175 OO!B51 53 
llllllllllllllllllllllllllltlltlllllllllllllllllltllllllllllllllttltt 
l 




'SPU MCNITOR VERSION 4.3' ,$0D,SOA 
'WRITTEN BY JOB HWANG' ,$FF 








'Display!.EITj n1 n2 DISPLAY MEMORY' ,$0D,$0A 
'KOdify{.BITI n1 MODIFY MEMORY' ,$0D,$0A 
'Block nl n2 n3 BLOCK MOVE MEMORY' ,$0D,$0A 
'[R]H lnl valae REGISTER MODIFY' ,SOD,$0A 
'[R]D ln l REGISTER DI9PLAY',SOD,$0A 
DC' B I DAll 
DC.B 'SB value 
DC.B 'RB value 
DC.B 'Trace lnl 
DC.B 'DB 
DC.B 'DO•nload 








' COnfigure b p 
DC.B $FF 
PROMFT DC.B 'SPUV4.3 ) I ,$FF 
iHERB R:P FOR PC, s FOR SR, I ,SOD,$0A 
D FOR DATA, A FOR ADDRESS' ,$0D,$0A 
DISPLAY ALL ~EGISTERS ' ,$0D,$0A 
SET BREAKPOINT' ,$0D,$0A 
REMOVE BREAKPOINT' ,$0D,$0A 
TRACE ONE INSTRUCTION' ,$0D,$0A 
DISPLAY BREAKPOINTS' ,$0D,$0A 
DOWNLOAD CODE FROM S-IV' ,$0 D, $0A 
CAPTURE THE BUS' ,SOD,SOA 
RELEASE THE BUS' ,$0D,$0A 
TYPE THIS DI S?LA7 OF CO MKAYDS',$0D, SOA 
EZEC0TE CODE Ai GIVEN ADDRESS' ,SOD,SOA 
CONFIGURE PORT B: b:baudrate,p:parity' ,$0D,$0A 
WHERE E:EVEN,O:ODD,N:NONB' ,$0D,SOA 
CERR DC.B '---ILLEGAL COMMAND---' , SFF 
BCONF_ERRMl DC.B '--ERROR--UNSUPPORTED BAUDRATE---' .$FF 
ECONF_ERRM2 OC.B '- -ERROR--UNSUPPORTED PARIT!---' .SFF 
DR MSGD D8.B 'DATA :' ,SFF 
DR_HSGA DC.B 'ADDR :' ,$FF 
DDIS?_H3G DC.B 'DATA REGISTER' ,$FF 
ADISP_KSG DC.B 'ADDRESS REGISTER ',$FF 
ADISP_ERR_MSGZ DC.B 'INVALID REGISTER NUMBER' ,$FF 
ADISP_BRR_HSG1 DC.B 'YOU MUST SPECIFY REGISTER NUMBER' ,$FF 
SDISP_MSG DC.B 'STATUS REGISTER: ',$FF 
PDISP_HSG DC.B 'PROGRAM COUNTER: ',$FF 
BR_DISP_MSG DC.B 'BREAKPOINTS : I ,$FF 
ERRHESSG DC.B '--- EICBPTION ---' ,$FF 
BERRMSSG DC.B 'ERROR IN DOWNLOADING' ,$FF 
DOWNKSSG DC.B 'READY TO DOWNLOAD ',SFF 
BR_ERR_MSG1 DC.B 'BREAK POINT TABLE FULL' ,$FF 
BR_ERR_MSG2 OC.B 'NONEIISTANT BREAKPOINT ' ,SFF 
BUS_MSSG DC.B '--- BUS ERROR ---' ,$FF 
BICP_HSSG1 DC.B 'STATUS: I ,SFF 
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2176 001855 41 
Z177 001B6D 49 
2178 001B7C 50 
2179 001883 50 
2180 001896 2D 
2181 OOlBAB 2D 
2182 001 BBF 2D 
2183 001BD9 ZD 
218 4 OOiB!E 20 
2185 OO! COZ ZD 
Z18E OC1C1 6 2D 
~ 187 001C30 2~ 
2~88 C01C3C 2D 
2189 001C5D ZD 
~190 001C7B ZD 
219: 001CS5 2~ 
2132 00iCC3 2D 
219~ OOICEF 2D 












:206 001DZ4 4B71 
2201 co ms m 1 













2221 OO;D2A 41F81AD5 
2222 001D2R 5100F922 
2:23 001D32 5!00FSDO 
2224 001D~5 6100F708 
22Z5 001D3A iiF81B7C 
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EICP MSSG2 DC.B 'ACCESS ADDRESS: ',$FF 
EICP MSSG3 DC.B 'INSTRUCTION : I ,$FF 
E1CP_MSSG4 DC .B 'PSV: I ,$FF 
EICP_MSSGS DC.B 'PROGRAM COUNTER: ', $FF 
BARD_BREAK DC.B '--SOFTWARE ABORT--' ,SFF 
ADDR_MSSG DC.B '--ADDRESS ERROR--' ,SFF 
ILLINS_MSSG DC.B '-- PROGRAM BREAKPOINT ---' ,$FF 
ZERD_MSSG DC.B '-- DIVIDE BY ZERO --' ,$FF 
CHK_MSSG DC.B '-- CHK EIECPTION --' ,$FF 
TRAPV_MSSG DC.B '-- OVERFLOW TRAP --' ,SFF 
PRIV_MSSG DC .B ' -- PRIVILAGE VIOLATION --' ,$FF 
TRACE_MSSG DC.B '-- TRACE--' ,SFF 
LINEMU_MSSG DC .B '-- IBAT THE HELL IS LINE EMU? --' ,SFF 
NOVEC_MSSG DC.B ' --INTERRUPT BUT NO VECTOR--' ,$FF 
NOI NT_MSSG DC.B '-- SPURRIOUS INTERRUPT--' ,$FF 
SYN_ERR_MSGl DC.B '--COMMAND SYNTAX ERRO& : ILLEGAL EXTENSI ON--' ,$FF 
SYN_ERR_MSG2 DC.B '-- COMMAND SYNTAI ERROR: HISSING OPERAND --' ,$FF 
SYS_ERR_MSG3 DC.B '-- ERROR : A!TgMPT TO ACCESS WORDS AT ODD ADDRESS --' ,$FF 
DS 0 
ER&OR ROUTI!IES 













EIERROR : GENERAL PURPOSE ERROR ROUTINB .. PRINTS A MESSAGE AND 
DUMPS ALL VITAL INFORMATION 
THREE DIFFERENT ENTRY POINTS 
BIERROR : MOST GENERAL CASE .. PRINTS EXCEPTION HEADBR +I NFO 
ALL_ERRORS : MOST ERRORS LIKE TRAPV AND LINE10 11 ETC., ETC. 
GROUPO_ERRORS : BUS AND ADDRESS ERRORS 
EIERROR LEA ERRMESSG,AO PRINT GENERAL ERROR MESSAGE 
RESET ~HE DUART TO A KNOWN STA TE ALL_gR~ORS BSR KICK_DUART 
BSR PUTM 
BSR NEWLINE 
GROUPO_ERRORS LBA E1CP_MSSG4,AO PR INT ' PSV ' 
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22Z6 00103& 5100F6C4 
2227 C01D42 JHF 
2228 001044 !C3C0003 
2229 0010(8 6100F6D4 
2230 00104C 6100F6F2 
2231 001D50 41F81883 
2232 001054 6100F6AB 
2233 001058 241F 
2234 001D5A 1C3C0007 
2235 001DSB 6100FSBB 
2236 001D62 5100F6DC 
ZZ37 001DE6 6100000A 
2238 001D6A 2B780000 











2250 001072 4SE7FFFS 
225 1 001076 6!00F6C8 
2252 00107A ~lF81A3B 
2253 001D7B 6!00F684 
2254 001082 3A3C0007 
2255 001D86 207COOZOF7A4 
Written by Joe Hwang 
BSR PUTM 
















GET PSt FROM STACK 
PRINT IT 
PRINT 'PROGRAM COUNTER' 
GET PC FROM STACK 
PRINT IT 
PRINT NBV LINE 
DISPLAY ALL REGISTERS 
RESET STACK POINTER 
GET NEIT COMMAND 
t DISPREG DISPLAY REGISTERS ... SHOULD BB USED WITH EICEPT~ONS 
THIS ONE DISPLAYS THE REG ISTERS STORED (USER PROGRAM) 
INPUT: NONE 
RETURNS: NONE 
t AFFECTS: NONE 
l 




KOVE.V #7 ,D5 
SAVE ALL REGISTERS 
PRINT NB~ LINE 
DISPLAY ' DATA :' MESSAGE 
SET LOOP COUNTEg 
2255 001D8C 2418 DISPR_1 
110\~.L #REG_S_START+14,AO 
!fOVE.L (AO)+,D2 
LOAD AO VITH BASE ADDRESS 
GET NRIT DATA REGISTER 
PRINT SPACE 2257 001D2E 1E2C0020 
Z258 001092 610CF39E 
2259 OO!D95 3C3C0007 
2250 001DgA 61 00 F682 
2261 001D9E 1R3C0020 
2262 001DA2 51CDFFE8 
2263 001DA6 3A3C0006 
2Z54 001DAA 6100F694 
2265 OOlDAR 2F08 
ZZ66 001DBO 41F81A42 
2267 001DB4 6100F64B 
2268 OOIDBS 205F 
2269 OOlDBA 2418 
2270 001DBC :E3C0020 
2271 001DCO 6100F370 
Z272 001DC4 3C3COOC7 
2273 OOIDC8 61GOF65~ 
2274 001~CC SICDFFEC 

















HOVB.V t1 ,D6 
BSR PUTN 
DBRA D5,DISP~_2 
HOVE.B tSPACE ,D 7 
PRINT THE DATA REGISTER 
PRINT SPACE 
DONE PRINTING DATA REGISTERS? 
YES. RESET LOOP COUNTER 
PRINT NEW LINE 
SAVE POINTER TO REGISTERS 
DISPLAY 'ADDRESS :' MESSAGE 
RESTORE POINTER 
GET NEIT ADDRESS REGISTER 
PRINT SPACE 
PRINT THE ADDRESS REGISTER 
DONE PRINTING AD DRESS REGISTER3? 
YES. NOV PRINT A7 
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2276 001DD4 6100FZ5C 
2277 001DD8 3C3C0007 
2278 ~OlDDC 24390020F79A 
2279 001DE2 6!00FS3A 
2280 001DE6 6100F658 
2281 001DEA !CDF7FFF 







Z289 OOIDFO 48E72280 
Z290 001DF4 6i00F85C 
2291 OO~DF8 41F81B3E 
2292 001DFC 6100F6G6 
2:93 OOJEOC 6!00F53E 
2294 001E04 41F81B5! 
2295 ~OlEOS 610DF5FA 
2296 OOIEOC 3!2FOOOC 
2297 OOiEIO 1C3CC003 
2198 001El 4 6JOOF6G8 
zzgg 001&18 S1 0D F5Z6 
2ZDO 001ElC 41F8 1B5B 
2301 001E20 6100FSEZ 
2302 001&24 242FODOE 
2303 001&28 1C3C0007 
2304 001E2C 5JOOF5FO 
23~5 001&30 6!00F60R 
2306 00~&34 41F91B6D 
2307 001E38 6iOOF5CA 
2308 OO!E3C 342FOOI2 
2309 001E40 1C3C0003 
2310 OOIE44 6!00F5C8 
2311 OOIE48 6100F5F6 
2312 OOIE4C 4CDF0144 
2313 OO!ESO DEFC0008 
2314 OO!E54 6JOOF6EO 







2322 001E5C 48E72280 
2323 OOIE60 6100F7FO 
2324 OO!E6 4 41F81BAB 










t BUS_ERROR : HANDLES BUS ERRORS 
t 
BUS_ERROR HOVEM.L D2/D6/A0.-(3P) 



















MOVE. B #3, D6 
BSR PUTN 
BSR NEWLINE 






t ADDR_ERROR : HANDLES ADDRESS ERRORS 
l 
ADDR_ERROR HOVEM.L DZ /06/AO,- (SP ) 
BSR KICK_DUART 
LEA ADDR_KSSG ,AO 
BSR PUTK 
YES . PRINT NEV LINE 
RESTORE ALL REGISTERS 
BIIT 
SAVE REGISTER USED IN ROUT!XE 
RESET THE DUART TO A KNOWil STATE 
PRINT 'BUS ERROR' 
PRI~T 'S ~ATUS' 
GET STATUS 
PRINT STA TUS 
PRINT 'ACCESS ADDRESS' 
GET AC CESS ADDRESS 
PRINT ACCESS ADDRESS 
PRINT 'INSTRUCTION' 
GET INSTRUCTION 
PRINT INSTRUCTI ON 
RESTORE REGISTERS 
ADJUST STACK (WE 'VE POPPED SEVERAL THINGS) 
SAVE USER REGISTERS 
BRANCH TO GENERAL ERROR HANDLER 
SAVE REG ISTERS USED IN ROUT:~& 
RESET THE DUART TO A KNOVN STATE 
PRINT ' AVDRESS ERROR' 
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2346 OO!E5C &IOOFSD2 
2327 OOJE70 41F81B51 
2328 001B74 610 0F5 8E 
2329 001E78 342FOOOC 
2330 001E7C 1C3C0003 
2331 001EBO 6100F59C 
4332 001E84 6100F5BA 
2333 001E88 41F81B5B 
2334 OOlEBC 6100F576 
2335 001E90 242FOOOE 
2336 001E94 1C3C0007 
2337 001E98 6JOOF584 
2338 001E9C 6100F5A2 
2339 OOJEAO 41F81B6D 
2340 001EA4 6100F55E 
2341 OOIEAB 342F0012 
2342 OOlEAC 1C3C0003 
2343 001EBO 6100F55C 
2344 001EB4 6100F58A 
2345 001EB8 4CDF0 144 
2346 001EBC DEFCOOOB 
2347 OOlECO 6100F6 74 










2358 OO !ECS 6100F66C 
2359 001ECC 6100Fl 3E 
2360 OOIEDO 41F91SBF 
2361 001ED4 6000FE58 
2362 
2363 001ED8 6100F65C 
2364 OO!EDC 4!F81BD9 
Z365 OO!EEO 6000FE4C 
2366 
2367 OO!EE4 SJOOF650 
2368 OO!EEB 41F81BEE 
2369 COIEEC 6000FE40 
2370 
2371 OOlEFO 6!00F644 
2372 OOiEF4 41F8!C02 
2373 OO!EFB 6000FE34 
2374 
2375 OOJEFC 6!00F638 































ALL OTHER ERRORS : ALL ARE SAHE 




PRINT 'ACCESS ADDRESS' 
GET ACCESS ADDRESS 





ADJUST THE STACK 
SAVE USER REGISTERS 
BRANCH TO GENERAL ERROR HAliDLER 
2) LOAD ERROR MESSAGE ADDRESS 
• 
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ZZ76 001FOO 41FS1Cl6 
2377 OOIF04 6000FE28 
2378 
2379 OOJF08 6100F62C 
2380 OO!FOC OC3900FF 
0020F756 
2381 OOIF14 6TOOOOOA 
2382 OOIF18 ·tJF81C30 
2383 OOIFIC 60 00FB10 
2384 001F20 6100FOAE 
2385 001F24 13FCOOOO 
0020F756 
2386 001F2C 6!00F660 
2387 OO!FJO 23CFOOZOF796 
2388 OO!F36 2E790020F79A 
2389 ~OIF3C 2F390C20r?AO 
2390 001F42 13FCOOFF 
0020F794 
2391 091F4A 02797FFF 
002CF 79E 
2392 OO!F52 00792000 
0020F79E 
2393 OO!F5A 3F390020F79E 
2334 OOI F60 4E73 
2395 
Z395 OO!F62 61 00FSD2 
2397 001F 66 41FBJC3C 
Z398 OOJFS A 5000FDC2 
2392 
2400 001F6E 6!00F5C6 
Z4CI OOi F72 41F81CSD 
2402 OC!F7E 6000FDB6 
2403 
2404 001F7A 6100F5BA 
2405 001F7E 4iF81C76 







2413 001?86 6000FDA2 
2414 001F8A 6COOFD9B 
2415 001F8E 6000FD9A 
2416 001F92 6000FD96 
2~ :1 OOJF96 6000FD92 
2418 CO! F9A SOOOFDBR 
2419 DG1F9E E10DF6BA 





















AND I. V t$7FFF ,REG_S_START+8 
ORI.W I$ZOOO,RBG_S_START+8 








NOVEC ERROR BSR SAVE_REGS 
LEA NOVEC_HSSG,AO 
BRA ALL_ERRORS 





SAVE USER ~EGISTBRS 
TRACING OUT OF A BREAKPOINT? 
YES 
NO. PRINT NORMAL TRACE MESSAGE 
JUMP TO ERROR HANDLING ROUTI NE 
INSERT BREAKPOINTS 
SET TRACE_DURING_BREAK FLAG OFF 
RESTORE REGISTERS 
SAVE MONITOR STACK POINTER 
RESTORE USER SP 
RESTORE PC 
USER PROGRAM IS ON 
MAKE SURE TRACE IS OFF 
MAKE SURE WE ARE IN SUP. HCDB 
PUSH PSW 
TO PROGRAM 
t AUTOVECTORBD INTERRUPTS: ONLY LEVEL 7 IS ACTIVE 
LEVEL 7 IS THE SOFTWARE ABORT ROUTINE 
l 
LEVELl _ISR BRA EIERROR 
LEVBL2 _ISR BRA BIBRROR 
LEVBL3_ISR B&A EIERROR 
LBVEL4_ISR BRA BIERROR 
LEVEL5_ISR BRA EIERROR 
LEVEL6_ISR BRA EIERROR 
LEVEL7_I SR BSR KICK_DUART2 
BSR SAVE_REGS SAVE USER RE GI STERS 
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Z421 001FA6 41F 81B96 
2422 001F AA 6000FD32 
2423 






HARD _BREAK I A 0 
ALL _ERRORS 
TRAP_INSTR BRA EIERROR 
l 
174 
PRINT SOFTWARE ABORT MESSAGE 
AS ANY OT9ER EXCEPTION 
zm l DUART_ISR: HANDLES THE DUART INTERRUPTS 
2429 
wo 
2431 001FS2 48E70102 DUART_ISR MOV&K.L D7/ A6,- (SP) 
2432 001FB6 1E390080000B HOVE.B ISR,~7 
2433 001FBC 08070001 BTST t1,D7 
2434 001FCO 660000B8 BNE DU RX A 
2435 Ov1FC4 080?0000 BTST tO,D7 
2436 001FC2 66000018 BNE DU_TX_A 
2437 00 1FCC 0807 0005 oTST t5 ,D7 
2438 001FDO 660001AE BNE DU_Rl_B 
:439 001FD4 0807 0004 BTST 14 ,07 
24 40 001FD8 660001AO BNE DU_TX_B 
2441 001FDC 4CDF4 08 0 HOVEK.L !SP)+ ,D7 /A6 
2442 OO!FEO 4E 73 RTE ;ERROR!?!??? 
2442 001FE2 1K390020F753 DU_TX_A KOVK. B Tl_ION_FLAG,D7 
2444 001FE8 BE390020F754 CKP.B IXON_FLAG,97 
2445 001FEE 672A BEQ.S DU TI A 3 
2446 001FFO 4A 390020F754 TST.B IXON_FLAG 
2447 00 1FF6 6? 0A SEQ.S DU TX A 1 
2448 001FF8 13FC0013 
00800007 
2449 002000 60 08 
2450 002002 1ZFC0011 
HOVB.B tXOFF,TBA 
BRA.S DU TX A 2 
0080 00 0? DU_TX_A_1 HOVE.S tXON,TBA 
245 i 00200A 13FS0020F754 
0020F753 DU_TI_A_2 HOVE.B IXON_FLAG,TI_XO~_FLAG 
2452 002 01 4 4CDF4080 MOVEM.L (SP)+,D7/AE 
2453 0020i8 ~E 73 RTE 
2454 
2455 00201A 4A79 0020F7 4E DU_TI_A_3 TST.i AO~UHCUE 
2456 00 2020 6600002Z BNE OU_TX_A_5 
2457 C02024 023900FE 
0020F748 DU_Tl_A_4 ANDI.B I$FE ,DUI_MASK 
24~8 00202C 13F90020F748 
00800008 
2459 00203E 13FC0008 
00800005 
2460 00203E 4COF 4080 
2461 00 2042 4E73 
:m 
KOVE.B DUI_MASK,IKR 
KOVE .B t$ 08,CRA 
HOVEH. L (SP )+,D7/AE 
RTE ; GET 
Z463 002044 4A3SOJ 20F755 DU_TI_A_5 TST.B OION FLAG 
2464 OOZ04A 67D8 BEQ.S DU TX A 4 
;SAVE REGISTERS 










;GET TX FLAG 





;UPDATE U FLAG 
;ANY MORE? 
;DIABLE TX INTERRUPTS 
;BY MASKING :T 
;AND DISABLING THE TI 
;RESTORE REGISTERS 
THE HELL OUT 
;CHOKED UP? 
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2465 00204C 2C79C020F7FO MOVEA.L IOAPOINT,A6 
2466 002052 13DE00800C07 MOVE.B (A6)+,TBA 
2467 002058 53790020F74E SUBQ.W tl,AONUMCUE 
2468 00205E BDFC0020FC7F CMPA.L tOBUFA_END,A6 
2469 002064 66000008 BNE DU_TI_A_6 
2470 002058 2C7C0020F980 MOVEA.L tOBUFA_START,A6 
2471 00206E 23CE0020F7FO DU_TI_A_6 HOVE.L A6,IOAPOINT 
2472 002074 4CDF40SO MOVEM.L (SP)+,D?/A6 
Z473 OOZC78 4&73 RTE 
2474 
2475 00207A 1&3900800007 DU_RI_A MOVE.B RBA,D7 
2476 002080 0207007F 
2477 002084 OC070011 
24 78 002038 6534 
2479 OC203A 13FCCOFF 
0020F755 
2480 002092 08390000 
OOZOF748 
Z48! 00209A 6600001C 
Z482 00209E 00390001 
0020F743 
2483 0020A5 13F90020F748 
00800008 
2484 ~ozosn t3Fcooo4 
00800005 
24E5 0020B2 4CDF408 0 
2486 COZ CBC 4E73 
2487 
Z4S8 ~02CEE OC070013 
2489 OC20C2 €6CE 
:490 0020C4 13FCOOOO 
Q020F?55 
249! 0020CC 4CDF4080 






BTST.B tO, DUI_MASK 
BNE DU _RI_A_7 
ORI.B t1, DUI _ HASK 
HOYR.B DUI)ASK, IHP. 
~OVE.B 1$04 ,CRA 
D~_RX_A_7 MOVEK.L (SP)+,D7 /A6 
RTE 





2494 0020D2 2C790020F7F4 DU_RI_A_2 HOVEA.L IIAPOINT,A6 
2495 002008 lCC7 HOVE.B D7,(A6 i+ 
2496 0020DA 52790020F750 ADDQ.W tl,AINUHCUE 
2497 OOZOEO OC7902E2 
0020F750 
2498 0020E8 5826 
2499 OOZOEA OC7902CE 
CMPI.V tU_THRES,AIIIU~CUE 
BGT.S DU_RI_A_4 
OOZOF750 CMPI.W tL_TH&ES,AIN UMCUE 
2500 0020FZ 6050 BLT.S DU_&I_A_5 
2501 0020F4 9DFC0020FF7F DU_RI_A_6 CHPA.L tiBUFA_END,A6 
2502 0020FA 66000008 BilE DU_RI_A_3 
2503 OOZOFE 2C7CQ02CFC80 MOVEA.L t iBUFA_START,A6 
2504 002 i0 4 23CE0020F7F4 DU_RI_A_3 MOVR.L A6,IlAPOINT 
2505 00210A 4CDF4020 MOVEM.L (SP )+,D7 /AS 
2506 002!0& 4R73 RTE 
;GET OUTPUT POI~TE' 
;OUTPUT GHARACTER 









;SET ION T&!JE 
;IS TI ON RIGHT NO~? 
;IF NOT ENABLE IT 
;IOFF? 
;110 
;SET ION FALSR (:IOFF ) 
;GET INPUT POINTER 
;INCREMENT QUEUE SIZE 
;HOW ARB VR DOING? 
;AGAIN ? 
;WRAPAROUND ~ 
;RESET !HE BUFF!R POINTER 
:RESTORE REGISTERS 
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25 07 
Z508 002110 4A390020F754 DU_RI_A_4 TST.B IZON_FLAG 
2509 002!15 67DC 
2510 002118 13FCOOOO 
0020F754 
2511 002120 4A7200ZOF74R 
2512 002126 66CC 
2513 002128 00390001 
0020F748 
2514 002130 13F90020F748 
0080000B 
2515 00213A 13FC0004 
00800005 











2519 ,)02!44 4A390020F754 DU_RI_A_5 TST.B IION_FLAG 
252 0 OOZ 14A 56A8 BNE.S DU RX A 6 
252 ! 0021lC 13FCOOFF 
OOZOF154 
2522 002154 4A790020F74E 
2523 oo: iSA €€98 
Z524 002l5C 00290001 
0020F74B 
25Z5 00 2!54 13F90020F748 
00800QOB 
2525 J0 2l63 !3FC0004 
00800005 
2527 002176 6000FF7C 
2528 
2529 OOZI?A 4CDF4080 
Z53 ~ G0 2l7E 4E73 
253i J0218 0 4CDF4080 
:m oo2 1s4 4E73 
25 33 
DU TX E 
DU_RX_B 
MOVE.B UFF, ILON_FLAG 
TST.W AONUMCUE 
BNE.S ~U _RI_A_G 
ORI.B U1,DUI_HASK 
HOVE.B DUI_MASK, IMR 









;SET ION FALSE 
;TI RUNNING? 
;YES 
;NO SO RUN IT 
;CURRENT STAB? 
;JON 
;SET ION TRUE 
; IS TI RUNNING? 
;YES 


















Z547 002186 6100E~6C 
254B ooz:aA ~E73 
t TRAP CALLS 
















RETURN3 A BYTE IN Di FROM PORT A 
OUTPUTS A BYTE IN 07 TO PORT A 
RETUF.NS OUTPUT STATUS OF PORT A IN 07 
RETURNS INPUT STATUS OF PORT A IN D? 
RETURNS A BYTE IN D7 FROM PORT B 
OUTPUTS A BYTE :N D7 TO PO RT B 
GET A BYTE 
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2549 
2550 C0218C 6l00EFA4 TRAP!: 
2551 002190 H73 
2552 
25~3 002192 3E390020F74E TRAP2: 
2554 002198 OC4702FF 
2555 00219C 60000008 
2556 0021AO 3E3COOOO 
2557 0021A4 4E73 
2558 
2559 0021A5 3E3CFFFF TRAP2_D 
2560 0021AA 4E73 
2561 
2562 00~1AC 4A790029F750 TRAP3: 
~~53 OOZIB2 67000008 
2564 002JB& ZE3CFFFF 
256: 0021 BA 4E73 
2566 0021BC 3E3COOOO TRAP3_D 
zm ooz1co 4&73 
Z568 
256) 0021C2 6!00EFC4 TRAP4 
zm oo21cs 4&73 
257i 
2572 0021C8 6i003FD4 





































OUTPUT A BYTR 
CHECK THE OUTPUT QUEUE SIZE 
AGA~NST THE BUFFER SIZE 
SMALLER MEANS OK 
EQUAL TO HEANS NOT OK 
OK 
CHECK THE INPUT QUEuE SIZE 
IF ZERO , NO CH ARACTERS PENDING 
IF NOT, CHARACTERS PENuiNG 
NO CHARACTERS. 
GET A BYTE FROM PORT B 
OUTPUT A BY~E TO P0RT B 
257? 
2573 
SIMPLE ECHO ROUTINE TO TEST THE TRAP CALLS 
258 9 0021CE 4&43 
258 1 002!DO H07 
2582 OOZiD2 67FA 
2~8 3 OOZ10 4 4840 
2584 002106 OC07005A 
Z585 OOZIDA 57000010 
2586 0021DE 1F07 
2587 0021EO 4E42 
2583 0021E2 4A07 
2589 0021E4 57FA 
2590 002JE6 1E1F 
Z591 oozm 4841 
2592 00~1EA 60EZ 
Z~93 0021EC 4E75 
2594 
z:9s 
::1 TOTAL ERRORS 0--






























CHAiACTER RECEIVED ? 
NO 
YES . GET IT. 
Z? (ENO l 
YES 
SAVE IT 
aEADY TO TEANSHI~? 
NO 
RETRIEVE CH ARA CTER 
TRANSM IT IT 
DO IT AGAIN 
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SYMBOL TABLE - APPROI 16 SYMBOL ENTRIES LEFT 
ACR 800009 ADDR ERR 001E5C ADDR MSS C01BAB ADISP1 0006FE 
ADISP2 000718 ADISP3 000752 ADISP4 00075E ADISPLAY 0006E5 
ADISP _ER 001A82 A~ISP_ER 001A6A ADISP liS 001A58 AD ONE 0010E2 
AINUHCUE 20F750 ALL ERRO 001DZE AHOD1 000784 AMOD2 00079E 
AMOD3 0007B8 AHOD4 0007CE AM005 000706 AMODIFY 00076C 
AONUMCUE 20F74E APP_ON 003000 APPJTAR 003002 ATOH 001004 
81200 00150E B2400 0015EA 89600 0015F6 BACKSPAC 001180 
BACKSPAC 00 llCE BAOCOM 000486 BAUDONE 0015FE BC ONF 0005F2 
BCONF_CO OOOSOA 8CONF_C_ 000622 BCONF_C_ 000636 8CONF_C_ 00064A 
BCONF C 0006AO BCONF_C_ 00068C BCONF_C_ 000608 BCONF DO 0006RO 
BCONF _ER 00 19FB BCONF ER 001A1C BCONF NE 000666 BCONF NE 00067B 
BELL 000007 BK&RMSSG OC1AK7 BINUHCUK 20F74C BLOCK ooocsc 
BLOCK! OOOC84 BLOCK2 OOOCA2 BLOCK3 OOOCCO BONUMCUE 20F7 4A 
B~EAKPOI 00 4A ~C BRKAK_RE OOOKDC BREAK_&_ OOOEF8 BREAK_&_ OOOEFC 
EREAKJE OOOEBE BREAK_s_ OOOEDS BR_DIS1 OOOE74 8R_D IS2 OOOE88 
BR DIS3 000K A2 8R DISPL OOOE56 BR_DISP 
-
001AC7 BR_DIS_D OCOEBS 
BR END 20F78E BR ERR M 001810 BR ERR II 001827 8R_8TART 20F758 
BR TABLE OOOF8C BR_TAB LE OOOF68 BR T S D OOOFB2 BR_T_8_L OOOF9A 
BS 000008 BUS ERRO 001DFO 8US_HSSG 00183B CAPTUEE 0005D4 
CER& 001925 CHBCK_OD 001050 CHK._INST 00 m4 CHK_KSSG 001BEE 
CL&_5R QOOF5C CLR BR D OOOF86 CLR_BR_B OOOF7 A CHP _8TR1 00132A 
C~P STR2 001340 CMFJTa3 001344 CHP _STRI 001320 COLON 00003A 
COMK Mi 000 47 A COHH_H2 000t56 COHH_IIAT 000450 COMTAB 00~ 49 C 
CO!!TAB E 0005C2 CR 000000 CRA 800005 CRB 80001 5 
CSRA 800003 CSRB 8000 13 DOISPi 0007F2 DDISP2 00080C 
DDISPL AY 0007DA DDISP_H3 OOIA49 DERR OOODCO DISP16 OOOA12 
OISP32 000902 OISFB 000A52 DISPLAY 00094C DISPLAY OOOSAA 
-
DISPREG OO:D?Z DISPR_l 001D8C DISPR 2 001D BA OISP_BYT 000974 
D:SP_LON 000 98A DI SP_WOR 00097C DISP_WOR 000982 011001 000866 
DMODZ 000880 DMOD3 00089A DHODIFY 00084B DOT OOOOZB 
DOWN LD OOOCD4 DOW~LDl OOOCBO DOWNMSSG 001AFC DOWNNITO OO OCFS 
~OWNNIT1 000012 DOWNNIT2 OOOD20 DOWNNIT3 OOOD2B DR_HSGA 001A42 
DR HSGD 001A3B DSP16 1 000A26 DSP 16 _2 000A36 DSP32_1 0009E6 
DSP!2_2 0009F6 DSP8_1 000A56 DSP8_2 OOOA66 OUART _IS 001FBZ 
OUI_HASK 20F748 DU RI A 00207A OU_RI_A_ 0020BB OU_Rl_A_ 002088 
OU _RI_A_ 0020D2 DU_RI_A_ 002110 OU_RI_A_ 002144 DU_RI_A_ 0020F4 
DU _RI_A_ 00210 4 OU_RI_B 002180 DU_TI_A 001FE2 DU_TI_A_ 0020iA 
DU TI A 002002 DU_TI_A_ OOZOOA DUJI_A_ 002044 DU _TI_A_ 002024 
DU_TI_A_ 00205B DU_TI_B 00217A ERRIIBSSG 001AD5 ERROR 001024 
&ICP_KSS 001851 EICP_KSS 00185B EXCP_KSS 00186D EICP_KSS OOIB7C 
BI CP _MSS 001883 BIKCUTE OOOD06 BIERROR 00102A BIE_DONE OOOK5: 
BIR_NO _A OOODFO EIK_NOJ OOOE1A KIE_RESU OOOElK FETCH 0004jR 
GEfB_A 0010F4 GETB_B 001188 GBTC1 001202 GBTC2 001 310 
GBTC3 O~l~OA GETCOMLI 0012BC GETD1n 000066 GETD1LP 00005C 
GETD2D 000092 GBTDZLP 000088 GBTD3D OOODBE GBTD3LP 000084 
GETDATAI OOOD3C GBTDATA2 000068 GKTOATA3 000094 GBTN CO lZOO 
GETN2 001270 GBTN4 001292 GBTNS 00129C GETN8 0012AA 
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GETN BS 00!25A G&T_AODR 000992 GET _AODR 0003AC GET ADDR 0009CA 
GET ADDR OOO!G8 GBT_ADDR 000AE2 GET B NO 001120 GBT_TOKl OOI36C 
GET TOK2 OOI392 GET_TOKE OOI362 GNDONE 00126! GROUPOJ OOID3A 
HARD_BRE 001896 HDONE OOIOF2 HEADER 00166E HTOA 0010B4 
HYPH 000020 IBUFA_BN 20FF7F IBUFAJI 000300 IBUFAJT 20FC80 
IBUFBJN 20F97F IBUFBJI 000080 IBUFB ST 20F900 IBUFF _EN 20FFFF 
IBUFF SI 000080 IBUFF_ST 20FF80 IIAPOINT 20F7F4 IIBPOINT 20F?E4 
ILLINS_M OOlBBF ILL_INST OOIEC8 IKR 800008 INIT BR OOOF02 
INIT_BR 
-
OOOFOA INIT _DUA 0015!0 INIT_REG 001512 INI(REG 00152A 
INIT VI OOH?C INIT_VKC 001456 INSERT_B OOOFDO INS _B _DO OOI006 
IliS_B_LP OOOFDA INS _B _LP OOOFF8 IOAPOINT 20F?FO IOBPOINT 20F7&0 
IPCR 800009 ISR 800008 IS VALID 001062 IS_VALID 00108E 
rs_vn_c 0010D2 IS_VAL_C 0010CE IS_'iALJ 001082 IS_VAL_H 001088 
IVR 800019 IION_FLA 20F7 54 JMP 004EF9 KICK_DUA 001652 
KICK_DUA 00165A LEVELl_! OO!F86 LEVEL2_I 001F8A LBVEL3 I OO!FSR 
~EVBU_I 001 F92 LEVELS I 001F96 LEVEL6_I OOIF9A LEVEL? I 001F9E 
LF OOOOOA LINEMU K 001C3C LINE_E~U 001F52 LPARAN 000028 
L THRES 0002CR MENU 00169C KIAPOINT 20F?FC HIBPOINT 20F7EC 
HOAPCINT 20F!F8 HOBPOINT 20F?E8 HODI6 OOOB70 MOD IS) OOOB8 4 
HOD!S 2 OOOB9~ MCD 16 3 OOOBCZ MODIS 4 OOOBFO MOD32 OOOAEA 
MOD 32_1 OOOAFE ~0032 Z OOOBOE MODZ2_3 OOOB3C HOiiJZ 4 OOOBSA 
MODB 000Bi16 HODS _1 OOOBFA HOD8_2 OOOCOA MOD8_3 OOOC3 8 
MOD8J COOC66 MODIFY 000!82 HOO_BYTE OOOAAA MOD LONG OO OACO 
HOD_wORD OOOAB2 MOOJORD 00 0AB8 HON SP 20F746 MRA 800 001 
m 80001I NEWLINE OOI440 NBITOUT 001424 NOINT_ER 001F7A 
HOI:NT _H3 001C7B NOVEC ER OO IF 6R NOVEC_HS OOICSD NUH_OF_B OOOOOA 
NXTDIG 001208 NITHOV OOOCC6 OBUFAJN 20FC7F OBUFAJI 000300 
OBUFAJT 20F980 OB UFBJN 20nFF OBUFBJI 000080 OBUFB JT 20F880 
OPCR 8COOlB OPRR 80001F OPRS 8000 1D OION _FLA 20~755 
PDISPLAY 0008B4 PDISP HS 001AB5 PKDONE OOH18 PHODI 0008FO 
PHODIFY 000808 POUND 000023 P!HV _ERR OOlEFC PRIV MSS 001C l5 
PRY.E~U 00 05CZ PROMPT 0019D:. ?RJPACR 001IE6 PRJP _DN 00 llFC 
PR}F _LP 0011F4 PUTADCR 0013E~ PUTB_A OOII32 PUTB_A_N 00117A 
PU~B B CCll9R PUTH 001404 PUTH1 001408 PUTN 00141B 
~A MEllO 20FFFF RAHSTR 200000 RBA 800007 RBB 800 017 
REG_S_EN 20F7EO REGJJT ~OF796 RELEASE 0005E8 REHOVEJ OO!OOC 
REM B DO 00 i 03A REH_B_LP 001016 REH_B_LP 001030 REST REG 001 58E 
RPARAN 000 029 RUB_OUT 000 07 F SAVE_RBG OOI536 SAVE_REG 00158C 
S~ISPLAY Oa0900 SDISP HS 00iAA3 SET_BR OOCF22 SET_BR_D OOOF56 
SET_BRJ OOO F4A SIH_HCN 0021CR SIH_MCN1 0021EO SIM_KON2 OOZIEC 
S~OD1 oomc SHOu iFY 000924 SPACE 00002~ SRA 800003 
SRB 800012 STHTM 000400 STRING_! 00 13A4 STRINGJ 0013CE 
STRING _3 00i 3D2 STRING 4 OOI3EO STRING_T 00139A STRIP! 001360 





SY~ 3RR OOi CEF TBA SOOOO? TBB 800017 TOKEN_EN 20F87F 
-TOKEN S~ 20F20 0 TRACE OOIF08 TRACEJI OOiF20 ~RACE_HS OOIC30 
THP0 002186 TRAP ! 0021BC TRAP2 OOZ\ 92 TRAP2_D OC 21A5 
TRAP3 0021AC TRAP3_D 0021BC TRA?4 0021C2 TRAPS oo2 1cg 
7RAPV _iN OO!EFO TRAPV MS OOJ C02 TRAP _m 00 1FAE TR_DUR_B 20F756 
TI)CN_F 2CF7 53 USER_P~G 20F794 USER_SP 2eF546 U_THRES OOQZR2 
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IOFF 0000!3 ION 
_A~ DR_EP. 2000 06 _BUS_ERR 
_D UART_I 20001B _DUART_I 
000011 ZERO_DIV 001BD8 ZE&O_~SS 
200000 _DUART_I 200012 _DUART_I 




~C6E~ O O ASK RSV: 1.5 - COPYRIGHT BY MOTOROLA 1978 
MIDI record routine Written by Joe Hwang 
1 LLEN 130 
2 NO PAGE 
3 l MIDIK1.68K IMPLEMENTS THE SEQUENCER FUNCTIONS 
4 l 
5 t NOTE: DUB TO A BUG IN THE VERSION OF 68000 ASSEMB LER IN THE LAB 
6 ALL NEGATIVE CONSTANTS ARB IN 1'S COMPLEMENT 
7 THUS WHERE IT SAYS -3, THE VALUE IS ACTUALLY -4 
8 t 
9 l DEVICE EQUATES 
10 
11 
12 00400025 TIHB_FRB SQU $4 00025 ;TIMER PRELOAD ~EGISTER 
13 00 400021 PTCR EQU HDOOZl ;TIMER CONTROL REGISTER 
:4 ON00023 TIVR EQU H00023 ;TI MER INTERRUPT VECTOR REGiSTER 
15 00400035 PTSR EQU $400035 ;TIMER STATUS REGISTER 
16 000000A7 TI ME_BNA EQU SA7 ;TI MER ENABLE CONTROL BYTE 
17 OOOOOCA6 THE_DI S BQU SA6 ;TIMER DISABLE CONT~OL BYTE 
18 
19 00800000 ACIA_BASB BQU $800000 ;ACIA ARRAY BASE ADDRESS 
20 00800001 ACIA1S BQU $800001 ;AC IA1 STATUS REGISTER 
21 00800003 ACIA 1D EQU $800 003 ;ACIA1 DATA REGISTER 
?~ 
·" 
0080000~ J.CIA2S EQU $800005 ;ACAIZ STATUS REGIS TER 
~3 00800007 ACIA2D BQU $8 00007 ;ACIA2 DATA REGISTER 
24 00800009 ACIA3S EQU $80 0~09 ;ACI A3 STATUS REGISTER 
25 00800008 ACIA3D EQU $800008 ;ACIA3 DATl REGISTER 
26 OOSOOOOD ACIA 4S EQU saooooD ;ACIA4 STATUS REGISTER 
27 0080000F ACIA4D EQU $80000F ;ACIA4 DATA REGISTER 
28 00800011 A ClASS EQ U $800011 ;ACIAS STATUS REGISTER 
29 0080 0013 ACIA5D RQU $800013 ;ACIA5 DATA REGISTER 
30 00800015 ACIASS EQU $800015 ;ACIA6 STATUS REGISTER 
31 00800017 ACIA6 D EQU $800017 ;ACIA6 DA!A REGISTER 
32 
33 00600000 RA~START BQU $600000 ;S!ARTING ADDRESS OF SHARED RAM 
34 0062FFFF RAMEND RQU $62FFFF ;END ING ADDRESS OF SHARED ~AM 
35 
36 OOAOOOOO COH_PORTU EQU $AOOO CO ;INTSaNAL COMMAND REGISTER (R/WI 
37 OOAOCOOl COM_POR'!'L EQU SAOO OO 1 ;EITERNAL COMMAND REGISTER (R/V) 
33 
39 00~0002A PUTB EQU $2 0002A ;ADDRESS OF PUB ROUTINE 
-
40 00200020 GETB EQU $200030 ;ADDRESS OF GETB ROUTINE 
41 00200036 NEWLINE EQU $200036 ;ADDRESS OF NEWLINE ROUTINE 
-
4~ OOZOOC3C ATOH EQU $20003C ;ADDRESS OF ATOB ROUTINE 
-
n , . 00200042 HTOA EQU $2 00 042 ;ADDRESS OF HTOA ROUTINE 
-
44 002000 48 CHBCK_ODD EQU $2 000 48 ;ADDRESS OF CHECK ODD ADDRESS ROUTINE 
4~ 0020004E _IS_VALID_HEX BQU $2 0004E ;ADDRESS OF CHECK FOR VALID HE X ROUTI~E 
46 ODZ000 54 GETN EQU $2 000 54 ;ADDRESS 0~ GET NUMBER ROUTINE 
-
47 0020005A PUTM EQU $20005A ;ADDRESS OF PUT MESSAGE ROUTINE 
-48 00200060 PUTN EQU $2 00060 ;ADDRESS OF PUT NUMBER ROUTINE 
-
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49 
50 OOOOC010 INJSZ EQU $10 ;INPUT QUEUE SIZE 
51 00000010 OUT_QSZ EQU $10 ;OUTPUT QUEUE SIZE 
52 00000008 NU(SEQ RQU 8 ;MAI NUMBER OF SRQUESCES PER SONG 
53 0000001( liUM_TRAX EQU 20 ;MAI !lUMBER OF TRACKS PER SEQUENCE 
54 00000100 T_O:ITJIZE EQU 256 ;HORIZOliTAL SIZE OF THE TIME OUT LIST 
55 00000005 NUM_BUFFS EQU 5 ;NUMBER OF INPUT BUFFERS 
56 00000004 NUHJORT EQU 4 ;NUMBER OF ACTIVE MIDI PORTS 
57 OOOOOOF8 MIDCLK EQU $FB :MIDI CLOCK B?TE 
58 00000007 BELL EQU 7 ;ASCII BELL BYTE 




63 l l 
64 SHARED RAM ~OV RESERVATION EQUATES 
65 THIS IS ~HERE THE COMMON INFORMATI ON IS STORED THAT IS ACCESSED 




70 l $600000 - $600007 MIDI RECORD CONTROL BLOCK 
. ,
o l 
72. 00600000 INP _PORT! EQU S600000 ;RECORD INPUT PORT NUMBER 1 FLAG 
73 00600001 INP _PORTZ BQU $600001 ;RECORD INPUT PORT NUMBER 2 FLAG 
74 00600002 INP _ECHO _P 1 3QU $600002 ;RCHO PORT NUMBER FCR 1 
7~ 00600003 INP_ECHO_PZ EQU S500003 ;ECHO PORT NUMBER FOR 2 
76 00600004 INP_ECHO_C1 EQU $600004 ;ECHO CHANNE~ NUMBER FOR 1 
77 00600005 INP_ECHO_C2 EQU $600005 ;ECHO CHANNEL NUMBER FOR Z 
73 00600006 MKT_PORT EQU $600006 ;METRONOME PORT NUMBER 
79 00600007 K3T_CHANNEL EQU $600007 ;METRONOME CHANNEL NUMBER 
30 00600008 PORT 1 _3TA&T EQU $600008 ;PORT 1 DATA DESTINATION START ADDRESS 
81 006G OOOC PORTUND E~U $60000C ;FCRT 1 DATA DESTINATION END ADDRESS 
82 0060001 0 PORTZ_START EQU $500010 ;PORT 2 DATA DESTINATION START ADDRESS 
83 00600014 PORT2_END EQU $600014 ;PORT 2 DA7A DESTINATION END ADDRESS 
84 00600018 PORT 1 _B JT EQU $600018 ;PORT 1 DATA BUFFER DESTINATION START 
85 0060001C PORT1 _B _EN EQU $50001C ;PORT 1 DATA BUFFER DESTINATION END 
86 00600020 PORT2 _B _ ST EQU S6 000ZO ;PORT Z DATA BUFFER DESTINATION START 
87 00600024 PORT2_B_BN SQU $600024 ;PORT 2 DATA BUFFER DESTINATION END 
38 
89 ~600030 - $50007F HARDDISK CONTROL BLOCK 
90 
91 l $600080 - VARIABLE SONG,SEQUENCE,AND TRACK TAoLES 
92 l 
93 00600080 SONG_TAB EQU $600080 ;BASE ADDP.ESS OF SONG TABLE 
H 00600084 SEQ _TAB RQU $600084 ;BASE ADDRESS OF S&QUBNCE ~ABL! 





























:22 Z0030U 02 
123 200310 oz 
:24 200320 02 
::s 1~0330 02 
126 200340 01 
127 200350 01 
128 200360 02 





13 4 200380 00098968 
135 200384 0004C464 
136 200388 00032DCD 
JZ7 20038C 0002625A 
138 200390 0001E848 
139 200394 00019SE7 
140 200398 00015GC6 
141 20039C 00013120 
142 2003AO 0001CF44 




147 200ZA8 0000000~ 
148 
LOCAL DATA AREA : HAS RA~ RESERVATIONS FOR ALL OF THE TABLES 
AND VARIABLES USED BY THE SYSTEM 
HAS TWO SECTIONS : STATIC AND DYNAMIC 
THE STATIC AREA IS FOR FliED TABLES AND 
VALUES THAT SHOULD BE PLACE IN ROH. 
THE DYNAMIC AREA IS FOR NORMAL VARIABLES t 
AND TABLES THAT CHANGE AS PROGRAM GOES ON. t 
ttttttttttttttttttttttttttttttttttttttttttttttttttttlllttlltttttllttl 






t THE FOL~OWING IS STATIC 
I 
STATUS_TAB DC.B 2 1 Z 1 Z,Z~2~2 1 2 1 2,2,212,2,2 1 2~2,2 ;NUMBER OF DATA 
OG .E 2,ZI212,2,2,2 121212,2 12,212121Z ;BYTES OF EACH 
DC.B 21212,2,2,2,212,2,2,2 12,2,2 1212 ;STATUS BYTE 
DC.B 212,2,2,2,2,2,2,2,2,2,2,2,2,2,2 
DC. B 1, 1, 1, 1, 1,1,1, I, 1, I, 1,1, I, 1, I, 1 
DC. B 1, I, I ' 1 ' 1 ' 1 I 1 ' 1 ' I, 1, 1, 1' 1 ' 1, 1 I 1 
DC . B 2' 2, 2' 2' 2 I 2, 2 I 2' 2, 2 I 2 I 2 I 2' 2 I 2 I 2 
DC. B 2' 0 I 2, 1 I 0 I 0 I 0 I 0 I 0 I 0' 0' 0 I 0 I 0 I 0 I 0 
t 
t TEMPO TABLE: ALSO STATIC 























t ALL THE REST ARE DYMAHIC 
t 
START_DD DS .W 0 
;BPH : 1 
;BPM : 2 
;BPM : 3 
;BPK : 4 
; BPK : 5 
;BPK : 6 
;B PM : 7 
;BPI! : 8 
;BPM : 9 
;BPM : 10 
;START OF DYNAHI~ DATA AREA 
184 












160 2003A9 OOOOOOOi 






157 2003AB 00000080 
168 20042B 00000080 
lo9 Z00 4AC 00000000 
1?0 
, ? i 
. J ' 
172 
:~3 2004AC 00000002 
17 4 2004AE 00000002 
1?5 200480 00000004 
175 200484 00000001 
:77 200485 00000001 
!78 2004B6 00000001 
179 2004B7 00000001 
!80 200488 00000001 
181 2004B9 0000000! 
:az zoo4aA ooooooo1 
!83 200488 000 00001 
184 2004BC 00000000 
185 Z004BC 00000002 
186 2004BE 00000002 
187 2004CO 00000002 




192 2004C4 00000004 
193 2004C8 00000004 
:~ 4 2C04CC 00000004 
i95 2004DO 00000004 
196 2004D4 00000004 
197 
1S8 20C4D8 00000004 
l TASK: INDICATES WHICH TASK IS IN PROGRESS. THIS IS USED BY THE 
INTERRUPT SERVICE ROUTINE TO DETERMINE WHETHER THE TASK 
IS UNFINISHED AT THE TIMB OF THB INTERRUPT AND THUS NEEDS TO BE 
WRAPPED UP BEFORE RELEASING CONTROL. 




DS.B ;TASK NUMBER IN PROCESS 
l STATUS: THIS IS A COPY OF THE STATUS REGISTER OF MC/MS. SINCE THIS REGISTER 
t IS WRITE ONLY, NEED A COPY OF IT FOR CERTAIN OPERATIONS. 
l 
STAUS DS.B 1 ;COPY OF CURRENT STATUS REG ISTER 
INT COMM DS.B 1 ;COPY OF INTERNAL COMMAND REGISTER 
l MIDI STATUS TABLES FOR ACIAS: THESE HOLD THE TRANSLATION VALUES 
OF MIDI STATUS BYTES FOR THE ACIAS---THIS IS HOW THE FILTERING 
IS ACCOMPLISHED. 
STAT_TAB1 DS.B 128 
STAT TAB2 DS.B 128 
DS.W 0 
t 
;STATUS TABLE FOR ACiA 1 
;STATUS TABLE FOE ACIA 2 







ACIAST3 DS. B 
ACIAST4 DS.B 1 
ACIAST5 DS.B 1 
ACIAST6 DS.B 1 
ECHO_CHAN l DS.B 1 
ECHO CHAN2 DS.B 1 
DS.W 0 
PREV STAT! DS.W 1 
PREV STATZ DS.W 
PREV STAT3 DS.W 
PREVJTAT4 DS.W 
l 
;TEMPO OF THE PIECE 
:TIME SIGNITUEE OF THE PIECE 
; TIMER VALUE (FUNCTION OF THE TEMP O) 
;CONTROL BYTES FOR ACIAS 
;USED TO MASK INTERRUP TS 
;ECHO CBANliELS FOR ACIAS. LOCAL COPY OF 
;THE GLOBAL VERSION 
;PREVIOUS STATUS BYTE FOR ACIAS 
;TO IMPLEMENT RUNNING STATUS WHEN POSSIBLE 




MI CUE_P3 DS.L 
MICUE_P4 OS.L 
KICUBJ5 DS.L 
MOCUB _P 1 DS. L 
;MAIN PROGRAM INPUT QUE UE POINTERS 
;!REQUEST QUEUES ! 
;~AIN PROGRAM OUTPUT ~UE UE POINTERS 
185 
MI CI re cc rd routine Vritt~n cy ;oe Hwang 
:99 2004tC 00000 004 
ZOO ~904EO 00000004 
201 Z004E4 00000004 
202 2004R8 00000004 
203 
204 2004EC 00000004 
205 Z004FO 00000 004 
206 2004F4 00000004 
207 2~~4F8 00 000004 
208 2004FC 00000004 
209 
210 2~0500 00000004 
Zll Z005u4 00000004 
212 200508 OOOC0 00 4 
213 20050C 00000004 
214 20051 0 00000004 
2 1 ~ .. 
2!5 200514 OOOO C00 1 
'li 200515 OOO OCO Ol 
218 2005:5 00000001 
21S Z00517 00000001 
220 2005 i3 OO OOC0 01 
221 
222 2005:9 OOC~OO Ol 
223 ZOO~lA 00000 001 
224 zoos:B ooooooo1 
225 20051C 00000001 




230 20051E 00000090 
22! 2C05AR OOOOC2AO 
232 20 08 4R 000002AO 
23 3 ZOOA&E OOOOOZAO 
234 
Z35 ZOOD8R 00000800 
236 20158R 00000000 
237 
238 20158B 00000002 
239 201530 00000002 
24 0 20 1592 00000002 
24! 201594 00000002 
242 
243 201596 0000000 2 
244 ZGI598 00000002 
Z45 20159A 00000002 
246 20 153C 00000002 
w 
248 2C!59E 00000010 
KOCUR P2 DS.L 
KOCUR P3 DS.L 
MOCUE_P4 DS.L 
KOCUR P5 DS.L 
IICUR_P1 DS. L 
IICUE_PZ DS.L 1 
IICUE P3 DS.L 1 
IICUE P4 DS.L l 
IICUR_P5 DS.L 1 
IOCUE_Pl DS.L 
IOCUE P2 DS.L 










OQ_NUH3 DS. B 
OQ_NUH4 ~S . B 
OQ_NUH5 DS.3 
t 
l LOCAL PLAYTAELR STORAGE A&EA 
t 
;IRRQUEST QUE UES ) 
;INTERRUPT ROUTINE INPUT QU!UE POINTERS 
;(SERVER QUEUES) 
;INTERRUPT ROUTINE OUTPUT QUEUE POINTERS 
;(SER'IER QUEUES ) 
;NUMBER OF ITEMS QUE UED UP IN INPUT BUFFERS 
;NUMBEP. OF ITEMS QUEUED UP IN OUTPUT BUFFERS 
PLAY_TA91 DS.B 18tNUH_SEQ ;PLAY TABLE 
PLAY TABS DS.B 4tNCM_SRQl(NUH_TRAI+l l ;PLAY TABLE 
PLAY_TABE DS.B 4tNUM_SEQt(NUH_TRAitl ) :PLAY TABLE 
PLAY_TABF DS.B 4lNUM_SEQ t (NUH_TRAI+1) ;PLAY TABLE 
TIHE_CUTS DS.B T OUT SIZEt8 ; TIHE OUT LISTS 
TIHB _ OUTR DS. B 0 








IN_BUFSi DS.B IN _QSZ :INPUT auFFERS \START AND END OF EA Cnl 
MIDI r~cord rout ine wr it ten by Joe Hwang 
24S 2Di5AE 00000000 
250 2015AE 00000010 
251 20\ ~BB 00000000 
252 2015BE 00000010 
253 2015CE 00000000 
254 Z015 CE 00000010 
255 201 5DE ~0000000 
Z55 201 5DE 00000010 
25i 2015EE 00000000 
258 
259 2015BE 00000010 
260 2GISFE 00000000 
261 2015FE 00000010 
262 20160B 00000000 
263 2016 06 00000010 
Z64 2016iE 000GOOOC 
265 201618 00000 010 
266 ZG162E oocoonoo 
267 20152E P.OOOOOI O 
zsa 2JI633 ooonncoo 
269 :o16~Z onoooooo 
m 
'' 7. 




IN_BUFS2 DS.B ~N_QSZ 
IN_BUFE2 DS.B 0 
IN_BUFS3 DS.B IN_QSZ 
INJUFEJ DS.B 0 
IN _BUFS4 OS. B IN_QSZ 
IN BUFE4 DS.B 0 
IJI_BUFSS DS.B IN_QSZ 
INJUFES DS.B 0 
OUT_BUFSI DS.B OUT_QSZ 
OUT BUFBJ OS. B 0 
OUT_BUFS2 DS.B OUT_QSZ 
OUT _BUFEZ OS. B 0 
OUT _BUFS3 OS. B OUT _QSZ 
OUT BUFE3 DS.B ~ 
OUT_BUFS4 DS.B OUT _QSZ 
OUTJUFE4 DS.B 0 
OUT_BUF35 DS.B OU7_QSZ 
OUT_BUFE5 DS.B 
END _DO DS.W 0 
* t START OF THE PROG~AM 
274 ~0163E 46FCZ7 00 START: HOVE.W tS 2700,SR 
275 2vl6 42 6iC0032C BSa ISIT_vECS 
276 2~1646 610002 75 BSR INIT_TAB 
277 2C!54A 610002DO BSR INI_ST_TAB 
278 20lc4E t6FC25 00 KOVE.W t$Z5 CO,SR 
21g 201652 4A ~900 2 003 A8 HA~N_LOOP: TST.B TAEK 
2o0 201558 o7FS BEQ.S KAI~_LOO? 
23! 20165A 08390C04 
oozonA3 
202 ~01662 662 0 
283 201654 0839 000 5 
002003A8 
~84 20166C 6616 
285 20166E 08390006 
002003A8 
286 ~01675 66000002 
287 20157 A IJFCOOSO 
OOAOOOOI 
288 20168 2 60CE 
289 
BTS T. B H,TASK 
BNE.S MIDI_RECORD 
BTST.B t5 ,rASK 
BNE.S HIDI_RECORD 
BTST.B t6 ,TASK 
BNE FILE_OPS 
KOVE.B u ao, coH_PORTL 
BRA.S HAIN_LOOP 
29 0 201o84 €10000C6 KI DI_RECORD: BSR FETCH_TABS 
291 20!688 33FC0096 
onoouc 
292 20 1690 ElOOCI90 
293 201694 51000280 




;OUTPUT BUFFERS (START ANa END OF EACH ) 
;ESD OF DYNAMIC DATA AREA 
;DISABLE ALL INTERRUPTS 
;INITIALIZE THE VECTORS 
;INITIALIZE ALL TABLES AND VAR I AB~ES 
;INITIALIZE STATUS TABLES 
;ENALBE COH REGISTER AND AB OvE iNTERR UPS 
;SEE IF THERE IS A VALID CO MMA ND 




;YES (STARTS OUT THE SAME AS HIDI RECORD ) 
;FILE OPRRATION? 
; YES 
;W&ITE ERROR MESSAGE 
; TRY AGAIN 
;FETCH ALL RELEVANT TABLES AND PAR. 
;TEMPO : 150 BPM 
;CALCULATE TEMPO 
:~NITIALIZE THE !I ~ER 
187 
MIDI record rout i~e ~ritten by Joe H•ang 
294 201638 J3~C0015 
00200484 MOVE. 9 t$15 1 ACIAST1 ;NO I~TERRUPTS INITIALLY 
295 20i6AJ J3 FC0015 
00200495 KOVE.B IS 15 I ACIAST2 
296 Z016AB 13FC0015 
00200486 KOVB.B t$15 I ACIAST3 
297 2016BO 13FC0015 
00200437 MOVE.B fS15 1 ACIAST4 
298 2016BS 13FC001~ 
002004BS MOVE.B t$15 1 ACIAST5 
299 2016CO 13FC0015 
00200489 MOVE.B u 15 I ACIAST6 
300 2016C8 13F900600002 
0020048A MOVE .B INPJC80_P1 1ECH O_CBAlll ;COPY ECHO CHASNEL NU~BER 
301 20i6D2 13F900600003 
002 00 488 
302 2016DC 4A3900600000 
303 2o:sR2 s7oE 




INP_PORT1 ;RECORD ON PORT 1? 
MIDI_RECl ;NO 
304 20 16E4 207S00600018 
305 2016EA 13 FC00 95 
PORTl_B_ST,AO ;LOAD DESTINATION ADDRESS FOR i 
00200 484 MOVB.B tS 95 1ACIASil 
306 2016F2 4A~9005 00G 01 MIDI_RECl TST.B INP_PORT2 
307 201SF8 67~E B~Q.S ~IDI_REC2 
308 2016~A 227900€00020 MOVE.L PORT2_B_ST,A1 
309 201700 13FCOOS5 
00200495 MOVE.B fS 95,ACIAST2 
310 201708 267C 00800000 MIDI_REC2 KOVE.L tACIA_BASE,A3 
311 20170E 70~0 MOVE.L tO, uO 
312 201710 610CC156 BSR INIT_ACIAS 
313 201714 46FC2 000 MOVE .W fS20 00,SR 
j)4 
315 20!?13 4E71 
316 Z0171A B?l 
317 20171C SOFA 
318 
319 20171E 08390004 
002003AS 
320 20!726 67000005 
321 20172A 4E71 
m 20172C 60FC 
323 20172E 46FC25 00 
324 2C1731 33FCOOOO 
002003A8 
325 ~ 0173 A 13 F80001 
OOAOOOCl 
3Z6 2917!2 6100000A 
327 Z~1746 6COOFFCA 
328 
m zo:74A 1m 




























;ENABLE RI ON AC :Ai 
;RECORD ON PORT 2? 
;NO 
;LOAD DES!INATI~N ADDRESS FO& 2 
;ENABLE RX ON ACIA2 
;LOAD THE BASK A~DRESS OF ACIA3 
;ZERO TIHBR VALUE 
;INITIALIZE ACIAS 
;BN AB LB INTERRU~TS 
GOES HERE FOR SEQUENCING CP . 
EIIT BY ITSELF 
;WERE WE RE CORDisG? 
;NO 
LET USER FINISH 
;ONLY SGU CAN GET IT OUT OF THIS LOOP 
;DISABLE INTERRUPT LEVE~S 5 AND 3ELC~ 
;RESET TASK 
;LET SGU KNO~ TH AT IT IS DONE 
;RELEASE THE B U ~ 
;GO AGAIN 
FOR FILE CPERAriONS GO HERE 
188 
~IDI record routine Written by Joe Hwang 
331 ~01 7 4C 4E75 FETCH TABS RTS ;FOR PLAYBACK, GET T&ASK, SONG TABLES 
332 
333 20174& 08390000 
OOAOOOOO BUS_RELEASE BTST.B tO,CC~_PORTU ;RELEASE THE BUS 
334 201756 4E75 RTS 
j35 
336 201?58 08390001 
OOAOOOOO BUS_CAPT BTST.B t l ,COM_PORTU 
BUS CAPT 
;CAPTURE THE BUS 
337 Z01760 66F6 BNE 
J38 201752 13FC0002 
OO AOOOOO 
































372 20i7€C 48~714DO 
m 20!77o zsu 
m mm BlC9 
;75 :01714 6COOD0 62 
m zo1m m3 





t CONVERT: CONVERTS THE 6 BYTE DATA FOEKAT USED BY THE RECORD 
INTERRUPT RO~TINES INTO THE 8 BYTE FORMAT NEEDED BY 
THE REST OF THE SYSTEM 
t 
t INPUT: START ADDRESS IN AO 
END ADDRESS IN AI 
~ESTINATfON AD DRESS IN A2 
t RETUiNS : END DESTINATION AD DRESS IN AZ 
STATUS IN D2 
t D2 : 0 SUCESS 
t ~2 : -1 ERROR 
t 
t ROUTINE REGISTER USAGE 
AO: SOURCE START ADDRESS. THIS ONE IS USED AS A DYNAMIC POINTER t 
Al : SOURCE END ADDRESS t 
A2 : DESTINATION ADDRESS. THIS ONE 13 USED AS A DYNAMIC POINTER 
A3: DESTINATI ON START ADDRESS 
DZ: TIME STAMP. ALSO USED TO RETURN STATUS AT THZ END 
D3 : 7:0 STATUS BYTE 
15:8 NULL 
23:16 COPY OF STATUS BYTE . 
31:17 NULL 
05: 15:3 DATA BYTE l (IF ANY ) 
7:0 DATA BYTE Z (IF ANY) 
AL~ REGISTERS PRESERVED EXCEPT D2,A2 
tttttllltlttttttttltllttlttttttttttttttttllltttttllllttlttttttttllltlttll 
t 
CONVERT MOVEM.L D3/D5!AO /Al /A3,·(SP ) 
MOVE.L A2,A3 
CONV_LP CMPA.L Al,AO 
BGE CONV_DONE 
SUB.L D3,D3 
HOVE.S (AO ) ,D3 
;3 AVB ALL REGISTERS USED 
;COPY THE DESTINATION ADDRESS 
;PAST THE &llD? 
;YES 
;ZERO D3 
;GET STATUS BY76 
~:DI record rout ine ~ritten by JGe H~atg 
m 2Dl77c 4342 
379 2017iE 1610 
380 201730 2418 
381 201782 028200FFFFFF 
382 ~0 1788 OZO~OOFO 
383 20178C OC030CSO 
38 4 2017 90 6618 
385 zcmz 3A1S 
386 2017:4 ocosoooo 
387 201798 6733 
388 20179A 48U 
389 20179~ 24C2 
~90 20179& 1543FFFC 
391 ~ O PA2 2~C5 
392 2G17A4 34FCOOOO 





AND I. L 























D2,( A2 )t 
0~ ,-3( A2 ) 
05, (A2 )+ 
IO,( AZ )t 
CO NV_LF 
395 'Ol7AA OC03009 0 NOT_NOTE_ON CMP I.B IS80 ,D3 
3g5 2Gi7AR 6604 BNE.S NOT_NO~E_0 1 
397 2~1"90 3Al8 MOVE. W (AO)t ,D5 
~ 98 ZOJ 7R2 601~ BRA.3 NOTE_OFF 
399 2 ~i? B 4 4 8 4 ~ NOT_NOTE_01 SWAP D3 
403 20!736 24C2 HOVE .L D2,(A2 )+ 
~O i 20!798 1543FFFC MOVE.B D3, -3 (A2 ) 
402 2 0 1 7 3~ O C ~ 3 0 0F6 CMP I.B I$ P6 ,D3 
403 ZJ;7C0 57 08 BEQ. S ZERO_DATA 
4u4 2017G2 2( ~ 8 MOVE.W (AO)t , (AZ I+ 
405 201784 34FCOOOO MOVE.W 10, (A2 )+ 
406 2G!7C8 60A3 BRA.S CONV_LP 
407 ~017CA 24FCOOOOOOOO ZERO_DATA MOVE.L tO,(A2 l+ 
408 2017DO 60AO BRA CO NV_LF 
40J 
410 201702 Ev4D 
411 2017D4 610C 
HZ 201706 609A 
m 
NOTE_OFF LSR.W 18, 05 
BSR.S NOTE_OFF _SUB 
BRA CONV_LF 
189 
; Sf/E IT 
;GET AN OTHER COPY OF IT 
; GET TI ME S7 AMP 
; STR~ P STATUS 
;STRIP CHANNEL INFO 
;NOTE ON1 
;NO 
;GET DATA BYTES (NOTE I AND VEL ! 
;NOTE OFF ? (VEL : 0) 
;YES 
;GET STATUS BACK 
;WRITE TIME STAMP 
;VRITE STATUS BYTE 
:VRITE DATA BYTES 
;WR ITE TEMPOEARY DURATION (:0) 
; DO IT AGAIN 
; NOTE OFF? 
;NO 
;GET DATA BYTES 
;GOTO NOTE OFF 
;GET STA TUS BACK 
:WRITE TIME STAMP 
;WRI TE STATUS 
;IS IT TUNE REQUEST? (O NLY 0 DATA BYTE ) 
;YES 
;WRITE DATA BYTES 
;WRITE ZERO DURATION 
;DO IT ALL OVER AGAIN 
; WRITE AL~ ZEROS 
;DO IT ALL OV&R AGAIN 
; S HI~T NOTE SUMBER rNTO LOitl BYT~ 
;CALL NOTE OFF HANDLER ROUTINE 
:DO IT AGAIN 
414 201708 143 COOOO 
415 2017DC 4CLFOB18 
m zc!73o ms 









CONV_EIIT MO VE M. L (SP )+,D3 /D4/A0/ Al /A3 ;RESTORE REGISTERS 
RTS ; TE&MINA TE 
JJJttttltttltttltttttttJlltttttttlttttttttttttttttllltttJllJlJJtJtttllttt 
t 
t NOTE OFF HANDLER : CHECKS THE PREVI OUSLY ~RITTEN DATA FOR A 
CORRESPONDING NOTE ON. IF FOUND, WI~L WRITE 
t THE DURAT ION . 
t INPUT: CURRENT DESTINATION POI NTER I ~ A2 
STAR~ ADDRESS OF D ES 7IN AT IO~ IN A3 
NOTE ~UMBER IN 05 
t SuRRE NT TIME STAMP IN DZ 
t RETURNS : CORRECTLY PLACED DURATION IN CORRESPONDING NOTE ON EVENT 
190 












439 20 i7E2 42E7 08C8 
440 2017E6 284A 
HI 
HZ Z017E8 518C 
H3 ZOliEA B7 CC 
4H Z017RC 6EZE 
m 
w zom& 1814 
447 2017FO 0204 00FO 
448 2017F4 OC04 00 90 
449 2Ci 'F8 66EE 
m 
45 ! 20i7 FA 182C C0 04 
m Z017FE BA04 
453 zmoo 66ES 
454 
~55 201 802 OC6 COG 00 0006 
456 £01 808 66DE 
457 
458 20180A 2814 
459 20!80C 028400FFFFFF 
m 201s12 9404 
461 
462 201814 39420006 
463 201818 143C DO OO 
464 
465 20181C 4CDF1010 
m 201220 ms 
467 
t 
t DZ IS DESTROYED 
l 
t REGISTER USAGE: (IN ADDITION TO ABOVE LIST) 
l A4: DYNAMIC DESTINATION POINTER 
t D4: SCRATCH REGISTER 
t 





NOTE_OFF_SUB KOVEH.L D4/A4,-(SP) 
MOVE. L A2, A4 
NOTE_OF1 SUBQ.L #8,H 
CHPA.L A4 ,A3 
BGT.S NOTE_OFZ 
MOVE.B (A4 ), D4 
AND I. B ISFO,D4 
CKPI.B 1$90' 04 
BNE.S NOTB OFi 
~OVB. B 4(A4 ) ,04 
CMP .B D4.D5 
BNE.S NOTE_OFl 
CMP.W t0,6(A4 / 
BNB NOTE_OF i 
KOVB.L ( A4), D4 
AND I. L UFFFFFF, D4 
BUB .B D4,D2 
MOVE. V DZ,6 (A4 ) 
MOVE.B tO,DZ 
NOTE_CF2 KOVEK.L (SP)+,D4/A4 
RTS 
;SAVE REGISTERS 
;COPY CURRENT POINTER 
;BACK UP ONE DATA UNIT 
;PAST THE BEGINNING? 
;YES 
:GST STATUS 
;ZERO OUT CHANNEL NUMBER 
;NOTE ON? 
;NO. NBIT 
;3ET NOTE I 
;IS IT THE SAKE? 
;NO. NBIT 
;IS DURATION ZERO? 
;NO. NEXT 
;GET TIME DUATION OF TOE NOTE ON EVENT 
;AND OUT THE STATUS 
:GET THE DIFFE&BNCE 





470 INITIALIZATION ROUTINES: INITIALIZES VARIOUS PERIPHERALS AND AREA 




475 2018ZZ £83COOOS8968 CALC_TEMPO MOVE.L #S98968,D4 ;MAGIC NUMBER FOR TEMPO CALC 
476 201828 36Z3C02004AC MOVE.W TEMPO,D3 ;GET TEMPO 
477 20182E OC430COO CMPI.W tO.D3 ;VALID? 
M~DI recor~ routine wr itten by Joe H•ang 
478 ZOi832 ms 
479 20 183 4 OC43000A 




481 20 i8 3A 88C3 DIVU 
482 2D183C 0284000DFFFF ANDI.L 
483 201842 23C4002004BO KOVE.L 





#SFFFF I 04 
D4,TIKER_VAL 
191 
485 20184A 247C00200380 CALC_T_LOOK MOVBA.L tTBKPO_TAB,A2 
~86 201850 E58B LSL.L t2 ,D3 
487 201852 23FZ3000 
00200480 
488 20185A 4E75 
489 20!85C 23FC00001 458 
HOVE.L 0(A2,D3.W),TIKER_VAL 
RTS 
00200480 CALC_T_ERR MOVE.L tS 1458,TIKER_VAL 
490 201866 4~75 RTS 
491 
492 201868 17iC00030001 INIT_ACIAS MOVE.B t3 ,l(A3) 
493 20186E 177900200481 
0001 
4S4 201876 177C00030005 
495 2G187C 177900200485 
0005 
496 201884 177C00030009 
497 2~:S8A 1?79002C04B5 
0009 
498 20la92 177C0003000D 
499 201898 !779002004~7 
OOOD 
500 2i8AO 17 7C 000 30011 
501 20i8A6 177900200488 
0011 
502 2018AE 177C00030015 
so; 20JSB4 1779002004B9 
0015 








HOVE.B t3,5(A3 l 
HOVE.B ACIAST2,5 (A3 ) 
HOVB.B t3,9(A3 ) 
HOVE.B ACIAST3,9 ( A~) 
KOVE.B t3, $D(A3 ) 
MOVE.B ACIAST4,$D(A3) 
KOVE.B t3,$ Jl(A3) 
HOVE.B ACIAST5,$ll(A3l 
HOVE.B t3,$ 15(A3) 
MOVE.B ACIAST6,$15(A3 i 
RTS ;DONE 
l INIT_TAB: INITI AL IZE THE DATA AREA 
l STEP!: ZERO THE ENTIRE AREA 
STEP2: SET INPUT BUFFER POINTERS 
STEP3: SET OUTPUT BUFFER POINTERS 
;NO 
;LOOK UP INSTEAD? 
;YES 
;DIVIDE 
; STRIP REMAINDER 
;WRITE TO TIHER COUNTER 
;GET BASE ADDRESS OF TABLE 
;WRITE TO TIHER COUNTER 
;ERROR SO WRITE DEFAULT 12~ BPM 
;RESE~ 
; WR:~E THE STATUS BYTE 
;RESET 
;W~ITE THE STATUS BYTE 
;RESET 
;WRITE THE STATUS BYTE 
;RESET 
;WRITE THE STATUS BYTE 
;RESET 
; WRITE THE STATUS BYTE 
;RESET 
;WRITE TE SiATUS BYTE 
510 
5 I 1 
STEP4: SET THE LINKS IN THE TIME_OUT TABLE 
STEPS: LAY OUT IN THE SUN AND RELAI .. DONE 
512 l 
513 2018BE 207C002003A8 INIT_TAB KOVEA.L tSTART_DD,AO ;ZERO ALL VARIABLE AREA 
514 2018C4 7000 HOVE. L tO ,DO 
515 2018CS 2Z7C0020163E HOVEA.L tEND_DD,AI 
516 2018CC lOGO IN:T_Tl KOVB.B DO, (AO )• 
5i7 2018CE B3C8 CKPA.L Av,A l 
518 201800 6EFA BGT INIT Tl 
519 
192 
MIDI rtcorc rcutine written by Joe Hoang 
520 
5 21 
522 2018D2 207C002004C4 
523 201808 227C002004EC 
524 2018DE 223C0020159E 
525 2018E4 303C0004 
J ST3P 2 : SET INPUT BUFFER POINTERS 
525 201SE8 20C1 INIT_T2 
HOVRA .L JH ICUB_Pl,AO 
HOVBA.L JI ICUB_Pl, A1 
HOVB.L IIN_BUFS 1,D1 
HOVB.W IN UM_BUFFS-l,DO 
HOVB.L D1,(A0 )+ 
527 20 18BA 22C1 
528 2018EC 068100000010 




533 2018F6 207CDO Z004D8 
534 20 13FC 227COOZ005 00 
~35 20 1902 22 3CJ02015EE 
536 20 1908 303C0004 
KOVR.L Dl,( Al )+ 
ADDI.L tiN_QSZ,D1 
DBRA DO,ISIT_TZ 
t STEP 3 : 3RT OUTPUT SUFFER POINTERS 
537 2019 0C 20C l INIT T3 
~OVEA . L JMOCUR_P1,AO 
HOVRA.L JIOCUB_Pl,A1 
MOVE.L IOUT_BUFS1,Dl 
HOVE.W JNUM_BUFFS -1 ,00 
KOVB.L D1,(AO)+ 
538 ZOl90E 22Ci 
539 20191 0 06 8100 000010 




5H 2019:A 4&75 
5~~ 
546 
HO VE.L Di, (Al)+ 
ADDI.L tOUT_QSZ ,Dl 
DBRA DO,INIT_T3 
t STEP 4 : SET L I~KS IN THE TIME OUT TABLE 
RTS ; ~HIS 
;BEGINNING OF THR MA IN CCE POINTERS 
;BEGINNING OF THR INT. CUR POINTERS 
;ACTUAL ADDRESS OF INPUT BUFFER 
;NUMBER OF POINTgRs 
; SRT PO ::NTBR 
;SET POINTER 
;NEXT INPUT BUFFER ADDRESS 
;LOOP 
;BEGINNING OF THE MA IN CUE POIN7ER 
;BEGINNING OF THR INT. CUE POINTER 
;ACUTAL ADDRESS OF OUTPUT BUFFER 
;HUMBER OF POINTERS 
;SBT POINTER 
;SET POINTER 
;NEXT OUTPUT BUFFER AD DRESS 
;LOOP 
IS T9E SEQUENCER'S JOB 
m 
m 
INIT_ST_TAB : INITIALIZE THE STATUS LOOK ~p TAB LE FOR ; gg ACIAS 
TO DEFAULT VALUES OF STRAIGHT HAPPING. 
549 J 
550 2019 1C 267COOZ003AB IHIT_ST_TAB MOVE.L tSTAT_TA31,A3 
551 201 922 343C0080 MCVE.W JS SO, DZ 
~52 ~ 01 925 15C2 INIT_3T_l HOVE.B D2, (A3)+ 
553 2vi928 52~2 ADDQ.W J1,DZ 
~54 20192A OC4ZOOEF CMPI.V JS RF,DZ 
555 '0192E 63F6 BLS.S INIT_ST_1 
555 
557 201930 Z67C0020042B 
~~ e :ot326 343 co oso 
553 Z C 19~A !SCZ 
m Z0193G 5242 
561 201 93£ OC42COEF 
552 20 1942 63F6 
553 ZU H 4E75 
565 
MOVB.L JSTAT_TAB2,A3 
MOVE.W US O,D2 
INIT_S~_z MOVEB DZ.(A3 lt 
A DD~.W t l,DZ 
CliP I. I URF I D2 
BLS.S INIT_ST_2 
566 J I~IT_TI MER: INITI ALI ZES 7HR TIMER 
;STATUS TABLE BASE ACDRESS 
;FIEST STATUS BYTE 
;VElTE STATUS BYTE 
;~EXT STATUS BYTE 
;DONE? 
:NO 
;STATUS TABLE BASE ADDRESS 
:FIRST STATUS BYTE 
;WRITE STATUS BYTE 
;NE!T STATUS BYTE 
;DONE? 
;NO 
56? t THE VALUE OF THE TIMER PRELOAD MUST BE CONTAI NED ~N TIME&_VAL 
5sa t 
559 201946 2C39 002D04E O INIT_TIMER M0v1.L TIMER_VAL,~O ;FETCH THE T~~E~ ?RELOAD VALUE 
193 
MIDI reccrd rou ti ne Writ ten by j oe Hwang 
570 20 l9 4C ZJ7CC0400025 
571 201952 01C80000 
572 201956 13FCOn41 
00400023 
5?3 20195E 13FCOOA6 
00400021 
574 201966 13FCOOA7 
00400021 
575 20196& 4&75 
576 
MOVE.L tTIME_PRE.AO 





;ADDRESS OF TIME~ PRELOAD P.EGISTER 
;PRELOAD IT 
;SET INTERRUPT VECTOR OF TIMER 
;DISABLE IT FIRST (W9Y? I DONT KNOW! ) 
;ENALBE THAT THING! 
577 201970 207C00200008 INIT_VECS MOVE.L J$200008,AO ;BASE ADDRESS OF VECTORS 
;LEVEL 3 INTERRUPT VEC!CR 578 ZC1976 20BC0020 1BZO KOVE.L tACIA3_ISR ,(A0) 
579 20197C 5C88 ADDQ.L t6,AO 
580 20197E 20BC00 20iA6~ HOVE .L tACIA2_ISR,(A0) ;LEVEL 2 INTERRUPT VECTOR 
581 201 984 5C88 ADDQ .L t6,AO 
582 Z01986 ZOBC0020 1998 HOVE.L tACI AI_ISR ,(AOI ;LEVEL i INTERRUPT VECTOR 
583 20198C 23FC00201B96 
00200026 
584 201 996 4E?5 
585 
m 




INTERRUPT ROUTINES: HANDLES INTERRUPTS 






















608 201998 007C0700 
609 20199C 42E760C4 
610 2019AO 082B00070001 
611 20i9A6 67000082 
612 2019AA 082200000001 
613 zomo 676A 
614 Z019B2 12280003 
615 201936 OC0100iF 
SOME REGISTERS ARE DEDICATE~ FOR iNTERRUPT ROUTINES TO SPEED UP t 
THE ROUTINES. THESE MUST NOT BE TOUCHED BY TEE FOREGROUND ROUTINES l 
AO: USED BY ACIAI_ISR AS A POINiER 
Al: USED BY ACIA2_ISR AS A POINTER 
DO: USED BY TIHER_ISR AS SYSTEM TIMER 
AIA1_ISR : FOR AUTOVECTOR LEVEL 3 INTERRUPT. SERVICES TEE ACIA t 
NUMBER I FOR RI AND TI. t 
ACIA2_ISR : FOR AUTOVECTOR LEVEL 2 INTERRUPT. SERVICES THE ACIA 
NUMBER 2 FOR RI AND TI. 
ACIA3_ISR : FOR AUTOVECTOR LEVEL 1 INTERRUPT. SERVICES THE ACIAS 
3 AND 4 FOR TI. 
ttlltttlllllltlllllllllllllllllttlllllltlltllttlllllllltlltllltllltllllll 
ACIA 1_I SR ORI.V tS700,SR 
HOVEK.L D1-D2/A5,-(SP) 
BTST t7,1(A3 ) 
BEQ ACIAl_ID 
BTST tO ,! (A3) 
BEQ. S ACIA1 _I 1 
HOVE.B 3(A3),Dl 
CKPI.B U7F,D1 
;DISABLE ALL INTERRUPTS 
;VAL ID INT3RRUPT 1 
;NO. DONE 
;RECEIVER? 
;NO. TRY TI 
;GET DATA 
;IS IT A STATUS BYTE: 
MIDI record routine written by Joe Hwang 
6i6 2D193A 5204 BHI.S ACIAI I7 
617 2019BC lOCI KOVE.B D1,(A0)+ 
618 2019BE 602A BRA.S ACIA1_IS 
519 20!9CO 2A7C002003AB ACIA1_I7 KOVEA.L tSTAT_TAB1,A5 
620 2019C60241007F ANDI.W t$ 7F,D1 
621 2019CA 14351 000 MOVE.B O(A5,D1.W ),D2 
622 2019GB 6700008A EEQ ACIA1_ID 
623 201902 4842 SWAP D2 
624 201934 3408 MOVE.V AO,D2 
625 2019D6 08020000 BTST tO,D2 
6Z6 ·2019DA 5704 BEQ.S ACIA1_BV 
627 2019DC 10FCOOOO MOVE.B tO.(AO)+ 
628 2019EO 20CO ACIA1_EV HOVE.L DO,(AO)+ 
€29 2019E2 4842 SWAP D2 
630 2Dl9E4 1142FFFC HOVE.B D2,·3(A0) 
631 20!9E8 1202 HOVE.B D2,Dl 
S32 2~!9EA 2A79002C04D8 AC!Al 16 MOVE.L MOCUE_P1,A5 
633 2019FO lAC! MOVE.B Dl,(A5)+ 
634 2019F2 BBFC002015FE C~PA.L tOUT_BUFEI,A5 
635 2C!9F8 6606 BNE.S ACIAI_I5 
636 2019FA 2A7C0020!5EE HOVR.L tOUT_BUFSl,A5 
63 7 20!A00 23CD002004D8 ACIA! I5 HOVR.L A5,MOCUE_Pl 
S3S 201A06 52 3900200 519 ADDQ.B t l,OQ_NUHl 
S39 20!AOC 00390020 
00200494 ORI.B tS 20,ACIAST1 
640 2~1A14 17790n20Q4B4 
0001 MOVE.B ACIAS~ ! ,1 ( A3 ) 
641 201A1C 082B00010001 ACIAI_Il BTST t i,! (A3 ) 
642 ~01A22 6736 BEQ.S ACIAl_ID 
64~ 201A24 2A79 C0200500 MOVE .L IOCUE_Pl,A5 
644 2~1A2A 175DOOC3 MOVE.B (A5)+,3(A3 ) 
645 ZOIA2B BB~C002015FE CMPA.L tOUT_BUFEl,A5 
646 201A34 6606 BNB.S ACIAl I2 
647 201A36 2A7C0020!5ER ~OVEA .L tOUT_BVFSl,AS 
648 201A3C 23CD00200500 ACIA1_I2 MOVE.L A5,IOCUE_Pl 
649 201A42 533900200519 SUBQ.B t l,OQ_NUMl 
650 20 1A48 6610 ENE.S ACIAI_ID 
651 201A4A 023900DF 
00200484 
652 201A52 177900200484 
00 01 
653 20 iA5A 4CD FZ006 
654 Z01A5E 4E73 
555 
656 201A6C 007C0700 
657 201 A64 48E76 00 4 
E58 20JASS aszsooooooos 
€59 201A6E 6i6A 
660 ZOJA?O 12280007 
65~ 201 A 7 ~ OC01C~7F 
ANDI.B t$ DF,ACIASTI 
MOVE.B ACIAST1,1 (A3 ) 
ACIAl_ID MOVEM.L (SP)+,D1·D2/A5 
RTE 
ACIA2_ISR ORI.V tS70D, SR 
MOVBM.L Dl·D2/A5,-(SPl 
BTST t0,5(A3l 
BEQ .S ACIA:_Il 
HOV~.B 7(A3) , ~1 
CMPI.B tS 7F,Dl 
19 4 
;YES 
;WRITE THE DATA BY TE 
;JUMP TO ECHO ROUTI NE 
;BASE ADDRESS OF STATUS TABLE 1 
;ZERO OUT UPPER STUFF 
;LOOK UP THE STATUS BYTE 
;IF IT IS ZERO, THEN IGNORE 
;SAVE NEW STATUS BYTE 
;SEE IF AT EVEN ADDRESS 
;YES 
;NO, STUFF A BYTE 
;WRITE TIHB STAMP 
;GET STATUS BYTE BACK 
;WRITE THE STATUS BYTE 
;COPY DATA TO Dl 
;GET THE HAIN OUTF UT QUEUE POINiER 
;ECHO THE DATA 
;WRAP ARO UND! 
;RESET THE POINTER 
;RESTORE THE POINTE~ 
;ADD ONE TO THE NUMBER OF ITEHS QUEUED 
:ENABLE TI INTERRUPT 
;ENABLE TRANSMITTER INTERRUPT 
;TRANSMITTER? 




;RESTORE OU TP UT BUFFER POINTER 
;DECREMENT NUMBER OF ITEMS ~UEUED UP 
;ANY MORE? 
;NO. DISABLE TI :N!ERRUP~ 
;NO. DISABLE INTERRUPT 
;DI SABLE INTERRUPTS 
;RECEIVER? 
;GET DATA 
;IS IT A STATUS BYTE? 
MI D: record routine Written by Joe Hwang 
662 201A79 5204 BHI.S ACIA2_I5 
663 201A7A 12Cl MOVR.B Dl,(Al)+ 
664 201A7C 602A BRA.S ACIA2_I3 
665 201AiE 2A7C0020042B AC IA2_I5 MOVRA.L tSTAT_TAB2 ,A5 
656 201A84 0241007F ANDI.W tS?F,Dl 
657 Z01A88 14351000 MOVR.B 0(A5,Dl.V),D2 
668 201A8C 6700003C BEQ ACIA2_ID 
669 201A90 4e(2 SWAP D2 
€70 201A92 3409 MOVR.W Al,DZ 
671 20lA94 08020000 BTST tO,DZ 
672 201A98 5704 B~Q.S ACIAZ_EV 
6,3 201A9A lZFCOOOO MOVE.B tO,(Al)+ 
674 201A9E 22CO ACIA2 EV HOVE .L DO,(Al)+ 
675 201AA0 4842 SWAP DZ 
676 ZO!AAZ 1342FFFC MOVE.B DZ,-3(Al) 
577 20!AA6 1202 KOVE.B DZ,Dl 
678 201AA8 ZA79COZ004DC ACIA2_I3 MOVE. L HOCUE_P2,A5 
679 201AA& lAC! KOVE.B Dl,(A5 )+ 
680 2C1AaG BBFC9020160E CMPA.L #OUT_BUFE2,A5 
68! Z01AB6 6606 3NE.~ ACIAZ I4 
682 201AB8 ZA7C002015FE MOVR.L tOUT_BUFSZ,A5 
683 201ABE 23CD002004DC ACIA2 I4 MOVR.L A5,HOCUE_P2 
68( 201AC4 52~90020051A ADDQ. B t l,OQ_NUM2 
695 ZO iACA 00390020 
002004E5 ORI.B f$ZO,ACIAST2 
cas 201AD2 177900200 4B5 
0005 MOVE.B ACIAST2,5(A3) 
587 201ADA 08ZB0 00 10~05 ACIA2_Il BTST #1,5(A3 l 
~88 20!AEO 5738 BEQ.S ACIAZ_ID 
689 20!AE2 ZA7900200504 KOVR.L IOCUB_P2,A5 
690 201AE8 175D0007 HOVE.B (A5) +,t7 (A3 ) 
651 201AEC BBFC0020!50R CMPA.L tOUT_BUFE2,A5 
692 2D1AF2 6506 BNE.S ACIA2_I2 
€33 201AF~ 2A7C002G15FE HOVEA.L tOUT_BUFS2,A5 
594 201AFA Z3CD00200504 ACIA2_I2 HOVE.L A5,IOCUE_P2 
695 201BOO 5339 0020051A SUBQ.B t l,OQ_NUK2 
696 20iB05 65000012 BNE ACIA2_ID 
697 201BOA 023900DF 
00200 485 ANDI.B tS DF, ACIAST2 
698 201812 1779002004B5 
0005 
699 201B1A 4CDF2006 
700 :01B!E m3 
7 01 
KOVE.B ACIAST2,$5 (A3) 
ACIA2_I D MOVEM.L (SP)+,Dl-D2/A5 
RTE 
702 201B20 2FOD ACIA3_ISR ~OVE.L AS ,-(SP) 
703 Z01B22 082B JOD7 000D BTST t7,$D\A3 ) 
704 2CiB2S 5736 BEQ.S ACIA3_I2 
?05 201B2A 2A790020050C HOVE .L IOCUE_P4,A5 
705 201B30 175DOOOF KOVE.B ( A5 )+, $F ( A~ ) 
7~7 20 lB34 BBFCOO:Ol62~ ~MPA.L tOUT_BUFB 4,A5 
195 
;YES 
;WRITE THE DATA BYTE 
;JUMP TO ECHO ~OUTINE 
;BASE ADDRESS OF STATUS TABLE 1 
;ZERO OUT UPFRR STUFF 
;LOOK UP THE STATUS BYTE 
;IF IT IS ZERO, THEN IGNORE 
;SAVE NEW STATUS BYTE 
;SEE IF AT RVEN ADDRESS 
;YES 
;NO, STUFF A BYTE 
;WRITE TIME STAMP 
;GET STATUS BYTS BACK 
;WRITE THE STATUS BYTE 
;COPY DATA TO Dl 
;GET THE HAIN OUTPUT QUEUE POINTRR 
;ECHO THE DATA 
;wRAP AROUND? 
;RESET THE POINTE~ 
;RESTORE THE POINTER 
;ADD ONE TO THE NUMBER OF ITRMS QUEUED 
;ENABLE TI INTERRUPT 
;WRITE TO STA7~S BYTE 
; TRANSMITTER? 




;RES!ORS OUTPUT BUFFER PO INTER 
;DECREMENT NUMBER OF ITEMS QUEUED U? 
;ANY HORR? 
;NO. DIABLR TI INT~RRUPT 
;~RITE TO STATUS BYTE 
;NOTE INTERRUPTS ARE NOT DISABLED 
;VALID INTERRUPT FOR 3? 
;NO. TRY 4 
;GET OUTPUT BUFFER POINTER 
;OUTPUT DATA 
:WRAPAROUND? 
MIDI record routine Wri tten by Joe Hwang 
708 201B3A 6606 BNE.S ACIAJ_I1 
709 201BJC 2A7COOZ0161E MOVEA .L tOUT_BUFS 4,A5 
710 201B42 23CD0020050C ACIAJ 11 HOVE.L A5,IOCUE_P4 
711 201B48 5339 00 Z00 5iC SUBQ.B t1,0Q_NUM4 
712 201B4E 6610 8NE.S ACIA3_I2 
713 201B50 023900DF 
00200487 ANDI.8 tSDF,ACIAST4 
714 201B58 177900200487 
OOOD HOVE .8 ACIAST4,$D (A3) 
715 20!B60 082800070009 ACIA3 !2 8TST t7,9(A3 l 
716 20!866 672C 8EQ.S ACIA3_ID 
717 201E68 2A7900200508 HOVE.L IOCUE_PJ,AS 
718 201B6E 175DOOOB MOVE.8 (A5)+,$8(A3) 
719 201872 8BFC0020161E CMPA.L tOUT_8UFE3,A5 
720 201878 6606 BNE.S ACIA3_IJ 
721 20187A 2A7C C020160E MOVEA.L tOUT_BUFS3,A5 
722 201880 23CDOOZOC508 ACIA3_I3 MOVE.L A5,IOCUE_P3 
723 2~1886 5339 00200 5iB SUBQ.8 t1,0Q_NUM3 
724 20188C 66 0', BNE.S ACIAJ_ID 
725 20188E 022800DFOOC9 ANDI.B t$DF,$9 (A3) 
726 201B94 2A5F ACIA3_ID HOVE.L (SP)+, AS 
727 201B9S 487 3 RTE 
728 
729 201898 3F01 TIMER_ISR HOVE.V D1, - (SP) 
730 201E9A 13FC0001 
00400035 HOVE.B 11,PTSR 
731 2018A2 5280 ADDQ.L t l,DO 
732 Z01BA4 OCOO OOCO CKPI.B tSCO,DO 
73Z 201BA8 67 0C BEQ.S TIKR_COR 
734 201BAA 1200 KOVE.B DO,D1 
735 201BAC 02010007 ANDI.B t7,D1 
736 201880 6710 BEQ.S TIKE_CLK 
737 201BB2 321F KOVE.V (SP)+,D1 
738 201BB4 4B73 RTE ;NO. 
739 201BB6 053000000040 TIME_COR ADDI.L I$40 ,DO 
740 201BBC i77C00070017 MOVE.B tBBLL,S l7(A3) 
741 201BC2 177COOF80013 TIME_CLK KVE.B tHIDCLK,$13 (A3) 
74Z 201BC8 321F HOVS.V (SP )+,Dl 




; RESTORE OUTPUT BUFFER PO IIITER 
;DECREMENT NUMBER OF ITEMS QUEUED UP 
;QUEUE EMPTY? 
;YES. DISABLE TI INTERRUPT 
;WRITE TO ACIA STATUS REGISTER 
;VALID INTERRUPT? 
;GET THE OUTPUT BUFFER POINTER 
;OUTPUT THE DATA 
;WRAP AROUND ? 
;YES 
;RESTORE OUTPUT BUFFER POINTER 
;D ECREMENT NUMBER OF ITEMS QUEUED UP 
;ANY MORE? 
;NO. DISABLE TRANSMITTER INTEKRUPT 
;INTERR UPT ACK 
;ADVANCE THE TIMER 
;TIHER WRAP AROUND? 
;YES 




;OUTPUT BEAT CLOCK 









LEVEL 6 ISR : THIS IS THE MAIN INTERFACE TO THE SUPERVISOR UNIT 
THIS CONTROLS ALL OF THE PROCESSES WITHIN THE SYSTEM 
75l 
752 
753 201BCC OCJSOOOO 
OOZ003AS LEVEL6_ISR CHPI.B tO ,TASK ;WE&E VB RUNNING A PROCESS? 
MIDI record routine fritten by Joe Hwang 
754 201BD4 6736 
7~5 201BD6 08390004 
002003A8 
756 201BDE 673C 
757 2018&0 OC390006 
OOZ003A8 
758 Z01BE8 6774 
759 201BEA 13FCOOOO 
002003A8 
760 201BF2 13FC0081 
002003A9 
761 ZOlBFA 13FC0081 
00A00001 
762 20!C02 6100FB4A 
763 2~1C06 46FCOG25 
764 201COA 4E7 3 
765 201COC 13F900A00001 
BEQ.S NO TASK 
BTST.B t4 ,TASK 
BEQ.S FINI_KIDI 




MOVE.B tt 8l,COM_PORTL 
BSR BUS RELEASE 
HOVE.W U25,SR 
RTE 
002003A8 NO_TASK MOVE.B COH_PORT~,TASK 
766 201C16 46FC0025 HOVE.W f$25.SR 
767 201C1A 4&73 RTE 
768 201ClC 4A3900600000 FINI MIDI TST.B IMP PORT! 
769 201C22 6712 BEQ.S 
770 201C24 224B HOVE.L 
i71 ZOIC26 207900600018 KOVE.L 
772 ZOiC2C 247900600008 KOVR.L 
773 201C32 6100fB38 BSR 
774 201C36 4A3900600001 FINI_Ml TST.B 
7?5 20 !C 3C 6712 BEQ.S 
?75 20iC3~ 207900600020 ~OVE.L 
?77 201C44 2249 KOVE.L 
776 201C46 247900600010 KOVE.L 
779 201C~C 6100FB1E BSR 
730 201C50 13FCO OOO 
FINI_Kl 
AO,Al 
POR'l'l_B _8T, AO 






PORT2 JTART, A2 
CONVERT 
002003A8 FI~I M2 HOVE.9 tO,TASK 
?81 201C58 46?C0025 MOVE.W t$25,SR 
732 201C5C 4E73 ~TE 
7a3 201C5E 13FCOOOO 
002003AS FINI_HARDD MOVE.9 tO,~A5K 
734 ZOlC€6 46FC 002 5 MOV E.w f$Z5,SR 
73 5 20!C6A 4E 73 RTE 
785 201C6C 13FCOOOO 
OC 2003 AS FINI_MIDIP HOVE.B tO,TASK 
787 20!C74 6!00FAD8 BSR BUS_RELEASE 
7gg 201C78 46FC~ O Z5 KOVE.W tS ZS,SR 
7BS 201C7C 4E73 RTE 
790 END 
Jtt T0TAL ERRORS 0-- D 
197 
;NO 
;WAS IT MIDI RECCRD? 
;YES 
;WAS IT A HARDDISK OPERATION? 
;YES 




;DISABLE INTERR~?;s 3ELOW 5 
;WRITE TASK 
;DISABLE INTERRUPTS BE~OW 5 
;WERE WE RECORDING ON 1? 
:NO 
;SOURCE END ADDRESS 
;SOURCE START ADDRESS 
;DESTINATION ADDRESS 
;CONVERT THE DATA TO THE 8 BYTE FORMAT 
:WERE WE RECORDING ON Z? 
;NO 
;SOURCE START ADDRESS 
;SOURCE END ADDRESS 
:DESTINATION ADDRESS 
;CONVERT THE DATA TO THE 8 BYTE FORMA~ 
;RESET TASK 
;DISABLE INTERRuPTS BELOW 5 
;RSSET TASK 
;DISABLE INTERRUPTS BELOW 5 
;RE~EASE THE BUS 
;DISABLE INTERRUPTS BELOW 5 
198 
MIDI record ~ou~ine Written by Joe Hwang 
SYMBOL TABLE · APPROX !99 SYMBOL ENTRIES LEFT 
ACIAJD 800003 ACIAIS 800001 ACIAIJV 2019&0 ACIAI II 2~1A1C 
ACIAI_I2 ZOIA3C ACIA1)5 201AOO ACIAi_I6 2019EA ACIAI I7 20!9CO 
ACIAI_ID 201A5A ACIAI IS Z01998 ACIA2D 800007 ACIA2S 800005 
ACIA2 EV 201A9E ACIA2_Il 20 !ADA ACIA2 )2 201AFA ACIA2 I3 ZOIAAS 
I ACIA2_I 4 201ABE ACIA2 IS 201A7E ACIA2 ID 201B1A ACIA2_IS 201A60 
ACIA3D 8000CB ACIA3S 800009 ACIA3 _I 1 2018(2 ACIA3 I2 201860 
ACIA3 _I3 201880 ACIA3 ID 201894 ACIA3 IS 201820 ACIA4D 80000F 
ACIA43 8000CD ACIA5D 800013 ACIASS 800011 ACIA6D 800017 
AC~A€S 800015 ACIASTI 200484 A~IAST2 200485 ACIAST3 200486 
ACI AST4 2004B7 ACIAST5 200488 ACIAST6 200489 ACIA BAS 300000 
BELL 000007 BUS_CAPT 201758 BUS_RELE 20174& CALC_TEK 201822 
CAi.C T K Z0185C CALC_T_L ZC184A COM PORT AOOOOO CO~_PORT AOOOO! 
CONVERT 20175C CONV DCN 2017DB CONVJII 2017DC CONV_LF 201772 
5C3C_CHA 20 04BA ECHO CHA 200488 END JD Z0163B FETCH_TA 20 174C 
nLE_O?S 20i74A FINI HAR 201C5E FINI_Ml 201CJ6 FINI_M2 201C50 
nNI_MID ~ CIC!C FISI_MID 201C6C FIR_TOI 201596 FIR T02 201598 
F~R 703 Z0159A FIRJ04 20 !59C FREE_TOI 20158& FREB_T02 201590 
mE T03 201 532 FEEE_T04 201594 IICUE_P! 2004EC IICUE_P2 zoom 





20 Jn6 II/IT JT 
-
20 193A INIT _Tl 2018CC 
INIT T2 2018E8 INIT_T3 20!90C INIT_TAB 2018BE INIT_TIM 201946 
; 1:IT _ VEC 201970 INP JCHO 600 002 INP ECHO 600003 INP _ECHO 6000 04 
m E~HO 600005 I~P_PCRT 600000 INP_PORT 600001 INT_COKI! 20 03 AA 
IN 9t:FE1 ZOISAE IN BUF52 2015BE IN_BUnl 2015GB INJUFE4 Z015DE 
IN BUFE5 20i5EE IN B!JFSI 20159E IN_BUFS2 2015AE INJUFS2 20!5BE 
INJUFS4 20 15CE IN _BiJFS5 2015DE INJSZ 000010 IOCUE_Pi 2005 00 
!OC:iE_P2 Z00504 IOCUE P3 i:Ou508 IOCUE_P4 20050C IOCUE P5 200510 
IQ_NUKI 2005H IQ_NUMZ 200515 IQ_NUK3 Z005!6 IQ_NUM4 200517 
IQ_SUll5 2005:8 LRVELE I 201BCC liAIN_LOO 201652 MET CHAN 600007 
MEr_?OET 5000:6 MIC UE)l 2004C4 MICUE_PZ Z004C8 MICUE_P3 2004CC 
liiGUE P4 200m MICUE_PS 200404 MIDCLK OOOOFS MID I REC Z0!€84 
mi_lEC 2015FZ M!DIJSC 201708 MOCUE_?l 2GOm MOCUE PZ 2004DC 
M02UE_P 3 2004EO liOCUE P4 2004E~ MOCUE _P5 2004EB NOTE_OFI 2017ES 
llOTE OF2 20131~ NOTE_OFF 2017DZ NOTE_OFF 2017E2 NOT_NOTE 2017AA 
NOT ~OTB 201784 NO TASK ZO!COC NUli_BUFF 000005 NUM PORT 000004 
NUMJE~ moos NUM_TRAI 000014 OQ_NUMl 200519 OQ_NUKZ ZOOS lA 
OQ}U3 ~ 00 5!8 OQ_NUM4 Z005!C OQ_NUM5 Z005iD OUT BUFE 2015FR 
CUT BUFE 20i50E OUT_BUFE 20161E OUT_BUFE 20162& OUT_BUFB Z0163E 
0UT_BUFS 2015EE CU'l'_BUFS Z015FE OUT_BUFS 20160& OUTJUFS 2016 !& 
CUT BUFS Z0162E OUT_QSZ 000010 PLAY_TAB 20051& PLAY TAB ~D05AE 
PLAY_TAB Z0084E PLAY_TAB ZOOAER PORTI_B_ 600018 PORTl B SOOC!C 
PORT I _EN 60COOC PORTIJT 600008 PORTZ 3 60~020 POR~Z_B_ 600024 
PORT2_EN 6000i4 POR'l'ZJT 6000!0 PREVJTA 200 45C PREV_STA Z004BE 
PRBV STA 2004CO PREV JTA 2004C2 PTCR 400021 PTSR 400035 
RAMEND 62FFFF F.J~STAHT 600000 RECD_KSG 000001 REC _DONE 201728 
RiC JUM~ 2~!72A ~E~_~AIN 201718 SEQ_TAB 600084 SONG TAB 6000SC 
STAt.: 20103E ETART_DD 2003A8 STATUS Z003A9 STATUS T 200300 
STAT_m 2003 AB STAT_TAB 200428 TASK 2003A8 TEMPO Z004AC 
















0000A6 TIME ENA 
400025 TIME SIG 


















includes all the low level driver routines for the Tektronics 4107 
Graphics tenninal. 
Organization is as follows: First block is the e}l."tended conunands, 
i.e., those that are not 4107 opcodes. These include the parameter 
encoding routines and useful extension of 4107 opcodes such as draw 
line coomand. The second block is the actual encoding of 4107 opcodes. 
These have a page number referring to the page in the 4107 programmer's 
manual ~here the command can be found. 
wTitten by Joe Hwang, David Balke, and Greg Fesiang 
ADSL summer 1987 
*I 
#define ESCAPE 27 
#define :1AX_X 4095 
#define MA."\_Y -!095 
!define UNIT_SIZE 50 
#define HORI 1 
#define VERT 0 
#define ~OTE_SIZE UNIT_SIZEI2 
#define WHITE 0 
#define BLUE 1 
#define RED 2 
#define C'iREE}i 3 
#define L BLUE 4 
#define L RED 5 
#define L GREEN 6 
#define YEI..l...OW 7 
#define PURPLE 8 
#define TREB1_PTS 16 
#define TREB2_PTS 10 
#define BASSl_PI'S 8 
#define BASS2_PTS 2 
#define ST_:\JarE 24 
#define EI NOTE 48 
#define QT_,NarE 96 
!fdefine HF_NCYI'E 192 
#define WH ~arE 384 
int treble1x[TREBl_PTS] = {13,14,19,28,45,50,47,37,28,12,6,0,12,31,36,28}; 
int treble1y[TREB1_PTS] = {50,75,90,100,83,50,23,8,0,10,25,75,150,200, 
240,270}; 
int treble2x[TREB2_PTS] = {28,17,19,25,31,32,29,19,13,15}; 
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int treble2y[TREB2_PI'S] = {270,228,150,55,0,-12,-32,-52,-47,-30}; 
int bass1x[BASS1_PTS] = {10,15,21,35,39,35,25,10}; 
int bass1y[R~S1_PTS] = {190,197,200,188,150,115,85,50}; 
int bass2x[BASS2_PTS] = {48,48}; 
int bass2y[BASS2_PTS] = {180,170}; 
!************************************************************************ 
* * 
* draw_staff(x,y,len): draws a staff at coorindate x,y of length * 






xrel = x; 
yrel = y; 
for (i = O;i < 5;i++) 
{ 



































int temp:<l [TREB1_PI'S] , tempy1 [TREB1_Pl'S] ; 




tempx1[i] = x + treble1x[i]; 
tempy1[i] = y + treble1y[i]; 
printf( "r.d\n", tempxl[ i]); 
printf ( "%d\n", tempyl[ i] ) ; 
draw_curve( 1, TREB1_PI'S, tempx1, tempy1); 
for (i=O;i<TREB2_PTS;i++) 
{ 
tempx2[i] = x + treble2x[i]; 
tempy2[i] = y + treble2y[i]; 
printf( "r.d\n", temp.x2 [ i J); 















tempx[i] = bass1x[i] + x; 
tempy[i] = bass1y[i] + y; 
draw_curve ( 1, BASS1_PI'S, tempx, tempy) ; 
for (i =O;i<BASS2_PI'S;i++) 
{ 
tempx[i] = bass2x[i] + x; 
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tempx[i] = bass2x[i] + x; 
tempy[i] = bass2y[i] + y - UNIT_SIZE; 
draw_circle( tempx, tempy); 
!************************************************************************ 
* * 
* draw_line(x,y,len,d.irection): draws a line at x,y of length len * 
* if direction = 1 then a horizontal line is drawn * 











if ( ( xynew = x + len ) > MA.\: -"'{ ) 
xynew = MA.X_X; 
draw_to(xynew,y); 
if ((AJmeW = y +len) ) MAX_Y) 




* dra~_box(org~~,org_;·,width,height): draws a box with the lower left* 


















get_report(max_len,rep_string): gets a report string rep_string 









while (( *rep_string++ = gchar()) != 13 && count< max_len) 
count++; 
*rep_string='\0'; 
return (count) ; 
!************************************************************************ 
* * * int_decode(nums): decodes an integer report contained in string * 







hi1 = !int) nums[O] - 32; 
hi2 = (int) nums[1] - 32; 
lo = (int) nums[2] - 32; 
result = hi1 * 1024 + hi2 * 16 + lo% 16; 
if ((lo/16)%2 == 0) 
result = -result; 
return ( result ) ; 
!************************************************************************ 
* * 
* xy_decode(nums,x,y): decodes an >..-y report contained in string nums * 












hiy = (int) nums[O] - 32; 
extra = (int) nums[1] - 32; 
loy = (int) nums[2] 32; 
hix = (int) nums[3] - 32; 
lox = (int) nums[4] - 32; 
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*x = hix*128 + lox*4 + extra%4; 
*Y = hiy*128 + loy*4 + (extra/4)%4; 
!************************************************************************ 
* * * conv_xy(x,y): encodes the x y coordinate in integer into the form * 






int code[5] ,lt; 
code[O] = Ox20 ( y & OxOF80 ) » 7 ) ; 
code[l] = Ox60 ( y & Ox3 ) « 2 ) I ( X & 0x3 ) ; I 
code[2] = Ox60 ( y & Ox7C ) » 2 ) ; 
code[3] = Ox20 ( X & OxOF80 ) » .., ) ; I 
code[4] = Ox40 ( ( x & 0x7C ) » 2 ) ; 
for ( k = 0; k < 5; k++ ) 
schar( code[k] ) ; 
!************************************************************************ 
* * * conv_int(i): encodes the integer i into the form recognized by the * 







if ( intgr < 0 ) 
sign = Ox0020; 
else 
sign = Ox0030; 
if abs(intgr) > 1023 
{ 
code_i[O] = Ox40 : ( ( abs(intgr) >> 10 ) & Ox003F ); 
code_i[ 1) = 
code_i[2) = 
count = 3; 














( abs(intgr) >> 4 ) & Ox003F ); 
abs ( intgr) & OxOOF ) ; 
( abs(intgr) >> 4 ) & Ox003F ); 
abs ( intgr) & OxOOOF ) ; 
code_i[O] = sign 
count = 1; 
( abs(intgr) & Ox003F ); 
for j = 0 ; j < count ; j++ 
schar( code_i[j] ); 
!************************************************************************ 
* * * aconv_int(count,array): converts the integer array array of count * 










* * * conv _string (string) : converts the character array string to encoded * 


















line(xl,yl,x2,y2): draws a line from (xl,yl) to (x2,y2) 
grahpics cursor is left at (x2,y2) 










schar (ESCAPE) ; 
schar( 'L'); 
schar( 'G'); 
conv_xy( pointx2 , pointy2 ) ; 
!************************************************************************ 
* * 
* draw_circle(xarray,yarray): dra~~ a circle defined by two points * 
* on the circle along the diameter. Both xarray and yarray * 















* * * line_qual(i,s): sets the line index and line style. Uses commands * 
* SEI' LINE INDEX ( p 5-96 ) and SET LINE STYLE ( p 5-97 ) * 
* i is index and s is style, both integers. * 
* * 
************************************************************************! 
line_qual( index,style ) 
int index,style; 
{ 










* * * marker (x,y,t): sets and draws the marker. (??) * 
* * ************************************************************************! 

















schar (ESCAPE) ; 
schar( 'L'); 
schar( 'P'); 
conv_xy( ptxarray[O] , ptyarray[O)); 
conv _int ( vis ) ; 
for( i = 1 ; i < num i++ ) 
line( ptxarray[i-1], ptyarray[i-1],ptxarray[i],ptyarray[i] ); 







schar( Ox1C ) ; 
for( i = 0 ; i < num ; i++ ) 
conv_xy( &atx[i), &aty[i] ); 









move( atx,aty ) ; 





for( i = 0 ; i < length i++) 




* This is where the rah' 4107 commands begin. 
* -~1 arguments are integers unless othen•ise noted. 
* All arguments are in the order that they are presented 
* the 4107 progranuner's manual. 
* Each com:na.nd is followed by the actual command name and 










1*--- SET Al..PHA CL'RSOR I!'-<'DICES command ( p 5-60) . ----------------------*I 
acurse_color(findex,sindexl 
int findex,sindex; 
schar (ESCAPE) ; 
schar( 'T'); 
schar( 'D'); 
conv_int ( findex) ; 
conv_int ( sindex) ; 




schar (ESCAPE l ; 
schar( 'T'); 
schar( 'B'); 
































1*--- SET BORDER \~SIBILITY command (p 5-64). -------------------------*1 
border_on(mode) 
int mode; 





1*--- SET BREAK TIME command (p 5-64). --------------------------------*/ 
break_ time (time) 
int time; 
{ 
schar (ESCAPE) ; 
schar( 'N'); 
schar( 'K' ) ; 
conv _int (time) ; 












schar (ESCAPE) ; 
schar( 'S'); 
schar( 'F'); 
conv_int ( seg_num) ; 
conv_xy(ptx,pty); 
conv_int(attr); 
1*--- CA~CEL command (p 5-18). ---------------------------------------*/ 
cancel() 
{ 




1*--- PAGE command (p 5-43). erases the graphics area ---------------*/ 
clear(} 
{ 
schar (ESCAPE) ; 
schar ( OxOC) ; 










1*--- SET CUR\~ SMOOTHNESS command (ref p 122). -----------------------*/ 
curve_smooth(smoothm,smoothe) 
int smoothm, smoothe; 
{ 









schar (ESCAPE) ; 
schar ( 'L' ) ; 

















schar (ESCAPE) ; 
schar( 'L'); 
schar( 'L'); 
conv _int (lines) ; 
1*--- SET DIALOG AREA VISIBILITY command (p 5-73). --------------------*/ 
da_on(mode) 
int mode; 








schar (ESCAPE) ; 
schar( 'L'); 
schar( 'B'); 
conv _int (size) ; 













schar (ESCAPE) ; 
schar( 'S'); 
schar ( 'Z' ) ; 
conv_int(font_num); 
conv_int(char_num); 







































schar (ESCAPE) ; 
schar( 'K'}; 
schar( 'G'); 
conv _int ( dcode) ; 
1*--- DRAW_CURVE c01l1Ilal1d. (p. 81 ref) draw-s curve between points ----*1 











for ( i = 0 ; i < num ; i++ ) 
{ 
conv~~(ptxarray[i),ptyarray[i]); 
printf( "x=%d and y=%d\n" ,ptxarray[ i] ,ptyarray [i]); 
1*--- DRAW MARKER command (p 5-26}. draws marker at x,y. ------------*/ 
draw_ rnarl<er ( x, y) 
int x,y; 
{ 

















schar (ESCAPE) ; 
schar( 'K'); 
schar( 'E'); 
conv _ int ( mcxie ) ; 
1*--- ~~ GRAPHTEA~ CHARACTER (P 5-30). -------------------------------*1 
end_g_char() 
{ 
schar (ESCAPE) ; 
schar( 'S'); 
schar( 'U'); 
1*--- ~TI PANEL command (p 5-31). ------~------------------------------*/ 
end _panel ( ) 
{ 




1*--- ~TI SE~~ command (p 5-31). -----------------------------------*/ 
end_segment ( ) 
{ 
schar (ESCAPE) ; 
schar( 'S'); 
schar( 'C'); 
1*--- SET EOF STRI~G command (p 5-76). ---------------------------------*/ 
eof_string(count,string) 
int count,*string; 




















conv _int ( s_char) ; 









1*--- CLK~ DIALOG SCROLL command (p 5-18). ----------------------------*/ 
erase_dialog ( ) 
{ 
/ 
schar (ESCAPE) ; 
schar( 'L'); 
schar( 'Z'); 




schar (ESCAPE) ; 
schar( 'K'); 
schar( 'T'); 
conv _int (level) ; 

















1*--- SET FLAGGING MODE command (p 5-79). ------------------------------*/ 
flag_ mode (mode) 
int mode; 
{ 
schar (ESCAPE) ; 
schar( 'N'); 
schar( 'F'); 
conv _int (mode) ; 
1*--- SET GRAPHTEXT CHARACTER PATH (p 5-89). ---------------------------*/ 
gchar _path (path) 
int path; 
{ 





























schar (ESCAPE) ; 
schar( 'I'); 
schar( 'C'); 
conv_int( dev_func ) ; 
conv_int( seg_num ) ; 
1*--- SET GIN GRIDDING command (p 5-84). -----------------------------*/ 
gi n_grid(dev_func,x_spacing,y_spacing) 
int dev _func, x_spacing, y _spacing; 
{ 






1*--- SET GIN INKING command (p 5-85). --------------------------------*/ 
gin_ink ( dev _func ,mode) 
int dev_func,mode; 
{ 




conv _int (mode) ; 




schar (ESCAPE) ; 









schar (ESCAPE) ; 
schar ( ' I ' ) ; 
schar( 'K'); 
conv_int(report); 




schar (ESCAPE) ; 
schar( 'I'); 
schar( 'R') ; 
conv_int(dev_func); 
conv_int(mode); 













schar (ESCAPE) ; 




conv _int (time) ; 
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1*--- SET GIN WINDOW command (p 5-88). --------------------------------*/ 
gin_window(lowx_left,lowy_left,upx_right,upy_right) 
int lowx_left, lowy _left, upx_right, upy _right; 
{ 
schar (ESCAPE) ; 




1*--- GRAPHIC TEXT command (p. 5-35). ----------------------------------*/ 
graph_ tex-t (text) 
char *text; 
{ 








schar (ESCAPE) ; 
schar( 'M'); 
schar( 'F'); 
conv _int (font) ; 
1*--- SET GRAPHTEXT PRECISION command (p 5-92). -----------------------*/ 
gtx_prec ( prec) 
int prec; 
{ 






















conv_int(height) ; . 
conv_int(spacing); 









1*--- SET GRAPHICS AREA wRITING MODE command (p 5-88). ------------------*/ 
~-rite_mode(mod.e) 
·· int mode; 
{ 

















schar (ESCAPE) ; 
schar( 'U'); 

























schar (ESCAPE) ; 
schar( 'K'); 
schar( 'L'); 
conv _int (mode) ; 






















schar (ESCAPE) ; 
schar( 'I'); 
schar ( ' L' ) ; 
conv_int(llen); 
MOVE command. (p 5-43) moves graphics location ---------------*/ 
rnove(ptx,pty) 
int ptx,pty ; 
{ 
schar (ESCAPE) ; 
schar( 'L'); 
schar( 'F'); 
conv_xy( ptx, pty ) ; 
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schar (ESCAPE) ; 
schar ( ' I ' ) ; 
schar( 'E'); 
conv_int( dev_func ) ; 
conv_int( num ) ; 




schar (ESCAPE) ; 
schar( 'K'); 
schar ( 'A' ) ; 
conv_int(mode); 
1*--- BEGIN HIGHER SE~ffiNT command (p 5-12). --------------------------*/ 
open_h_segment ( ) 
{ 
schar (ESCAPE) ; 
schar( 'S'); 
schar( 'N'); 
1*--- BEGIN LOwtR S~~ command 9p 5-12). ---------------------------*/ 
open_l_segment ( ) 
{ 








schar (ESCAPE) ; 
schar ( 'S ' ) ; 
schar( 'E'); 
conv_int(seg_num); 








1*--- RESET command (p 5-54). -----------------------------------------*/ 
panic() 
{ 
schar (ESCAPE) ; 
schar( 'K'); 
schar( 'V'); 












schar (ESCAPE) ; 
schar( 'M'); 
schar ( ' I ' ) ; 
conv _int ( id) ; 
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1*--- REPORT ERRORS (P 5-52). -----------------------------------------*/ 
rep_ error ( ) 
{ 
schar (ESCAPE) ; 
schar( 'K'); 
schar( 'Q'); 




schar (ESCAPE) ; 
schar( 'I'); 
schar( 'P'); 
conv_int( dev_ftmc ) ; 





schar (ESCAPE) ; 




conv_int( (int) stat_code); 
1*--- REPORT SYNTA~ MODE command (p 5-53). ----------------------------*1 
rep_syntax() 
{ 
schar (ESCAPE) ; 
schar( '#'); 
schar ( ' ! ' ) ; 
schar ( '0' ) ; 
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1*--- SAVE N~VOLATILE PARAMETERS command (p 5-56). -------------------*/ 
save_nv_par() 
{ 
schar (ESCAPE) ; 
schar( 'K'); 
schar{ 'U'); 





























































schar (ESCAPE) ; 


















schar (ESCAPE) ; 








schar (ESCAPE) ; 














1*--- SET SURFACE COLOR MAP command (p 5-122). -------------------------*/ 
sur_color(surface,count,colorl 
int surface, count; 
int *color; 
{ 
schar (ESCAPE) ; 
schar( 'T'); 
schar( 'G'); 
conv _int (surface) ; 
aconv_int(count,color); 





































schar (ESCAPE) ; 
schar( '%'); 
schar('!'); 
conv_int (syntax) ; 
1*--- SET TEX~ INDEX command (p 5-127). --------------------------------*/ 
text_index(index) 
int index; 
schar (ESCAPE) ; 
schar( 'M' l; 
schar( 'T'); 
conv_int( index); 
1*--- SET TRAN~ITT DELAY command (p 5-128). ---------------------------*/ 
tx_delay(delay) 
int delay; 





1*--- SET MARKERT\~ command (p 5-98). ------------------------------*/ 
type_marker( type ) 
int type; 
{ 
schar (ESCAPE) ; 
schar( 'M'); 
schar( 'M'); 
conv _int ( type ) ; 
1*--- SET VIEW ATTRIBUTES command (p 5-129). --------------------------*/ 
view_attr(surface,wipe,border) 
int surface, wipe, border; 
{ 



























schar (ESCAPE) ; 
schar( 'R'); 
schar( 'V'); 
conv _.,"cy( xl, yl) ; 
conv _ _:"cy(x2,y2); 
1*--- SET WINDOW command (p 5-132 ) . ------------------------------------*/ 
window(xl , y l ,x2 ,y2) 
int xl,yl,x2,y2; 
{ 
schar (ESCAPE) ; 
schar( 'R'); 
schar( '\v' ) ; 
conv_x<y(xl, yl); 










Figure A.22 MCMSU main loop flow chart 
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APPE NDI X C 
ADSL MC68000 MONITOR 
USER'S MANUAL 
Monitor developed by Joe Hwang 
Document produced by Joe Hwang 
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Cl. Introduction 
This document describes how to use the 68000 monitor developed in ADSL 
as a part of the Interactive Graphics Music S:-,.-stem ( IGMS) . All of the 
available commands in the current version of the monitor ( 4. 4) are 
described here. 
Cl.l System Requirements 
As stated previously , this monitor is very portable. However, there 
are some minimal system requirements for the monitor to run properl;.·. 
Cl.l.l Hardware Requirements 
Obviously the processor must be a ~~68000. However , the monitor should 
be able t o run on any :'1otorola :1C680nn system. The system must have at 
least 7K of Ra"l address space for the monitor itself, and enough HAL"! to 
hold the user code and data. The monitor itself uses about 200H b)~es of 
R:\t'1 for stack. The IGi"IS has 64K of RA:1, which is more than enough for 
programs rurming on it. Also, the system must be able to execute programs 
out of RAN. In some systems, the function codes of the processor are 
decoded ruld in turn implement a Harv-ard architecture, where instruction 
memory is separated from the data memory. Such systems where the instruc-
tion memory is mapped to only the ~~ space will not benefit from the use 
of this monitor. 
The system must also have at least one serial port to connect to a 
tenninal. It is desirable to have two, so that the tenninal can be se}:ar-
ated from the host machine (which is used for downloading programs). There 
are two versions of the monitor running in the IGMS, one configured for two 
ports and the other configured for only one. If only one port is available, 
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then either a serial port switch or an intellegent terminal is required in 
order to interface to a host machine. 
Although not strictly necessary, an NMI generating switch is 
desirable. This will allow the system to abort out of an infinite loop or 
just provide a window into a long process to examine registers, memory 
locations, etc. If this is impossible to implement, then an alternative 
would be to set the serial port interrupt to the highest level possible. 
Then a simple modification to the interrupt vector table will allow the 
user to accomplish the same task by simply hitting any key on the terminal. 
Cl.1.2 Software Requirements 
In systems where interrupts are used heavily, it may be difficult to 
run this monitor without interfering with the running program. One problem 
ls the location of the interrupt vectors. Since they are in low memory, 
most likely in RQ'1 address space, they can not be changed easily. To be 
flexible, the user program must be able to change the contents of these 
vectors. This can be done by setting up a jlDDp table in RAM. Thus, the 
vectors in Ra1 will point to reserved locations in RAM which in turn 
contain jump instructions to the actual ISR. This has the drawback of 
increased time required to service an interrupting device, but gives the 
user program flexibility to change the service routines. 
One more software requirement is portability. If the code being 
developed is to be placed in RCM eventually, it must be able to run at 
different starting locations. ~Y times this is simply changir4 an ORG 
statement for assembly language programs, or changing linker command line, 
but in some instances it may require some planning ahead. 
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C2. Command Format 
The commands of the monitor are in the form of a command line. The 
user types in cne full line of a command and the monitor t~ill parse the 
command and extract the necessary operands. The basic form is, 
<XM1AND vall val2 val3 ... 
hhere vall, 2, 3 are operands. Even though the full corrunand name can be en-
tered and understood by the monitor, only the minimum number of characters 
to uniquely identify the particular corrnnand are needed. The monitor t.;ill 
actuall~· check for that minimum number of characters and ignore the rest. 
In the monitor the separate items in the command line are treated as separ-
at c-: t ol\ens and parsed accordingly. There is only one valid to}{en separator, 
a space; thus all tokens must be flanked by spaces. Like many other token 
pr occ-:ssors, there can be as many spaces between tokens as the user desires, 
e:..:cept the- command line has to be under a certain number of characters as 
defi~ed in the header section of the monitor. In entering a cornrrand line, 
the user can backspace to correct mistakes by entering control H. All the 
m.:mcric tokens entered are in hex data format. 
C3. Command Description 
In this section the corrnnands are described in detail with the follow-
ing notational conventions. 
1. Capit~l letters on command ~~es indicate the required characters to 
uniquel~· identify the command. The lm-·er case letters are optional. 
2. Characters enclosed in {} represent optional specifiers. They may be 
omitted in certain cases . 
3. Characters enclosed in ( ] represent a certain set of characters that. rna:<-· 
be in its place to ma}{e a different command. 
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.:l. Value, nl, n2, and n3 all represent hex operands. 
C3.1 DISPLAY Command 
The formal command synta~ is, 
Display{.ext} nl n2 
~-.-here . ext is the optional extension, and nl and n2 are beginning and 
ending addresses, respectively. This command is used to displa~' memory 
locations starting at nl and ending at n2. The optional extension allo~•s 
the memory to be displayed in bytes, words or long words. Valid extension 
specifiers are L, W, and B. If no extension is specified, then the monitor 
will default to words. This corrrrnand car1 be used to display peripheral 
devi ces as 1;ell, w-hen used with caution. Certain devices, such as the 
~1C68230 PI/T 1.,rill change internal stat es as a result of a read operation on 
some regis t.ers. 
E."\:amples: DI 100 200 
DISP.B 0 20 
C3.2 MODIFY Command 
display 100 to 200 in words. 
display 0 to 20 in bytes. 
The formal syntax of this command is, 
r-nlify{ .ext} nl 
1.-her e . ext is an optional extension (see DISPlAY command l and nl is the 
starting address of memory to modify. This command is used to modify memory 
loca t ions starting at nl. The new value is not specified because this is an 
interac tive modify routine. Upon i nvocation, the monitor will display the 
contents of nl. Then the new value can be entered. V.ben that is done, the 
us er has several choices: to go on to t he next memory location, hit a space 
bar a~d the monitor will perform a "'Tite and a read from nl to wTite and to 
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verify the t.Tite operation, after which the next location is displayed. To 
quit after entering a value, hit a return and the monitor ~ill again 
perform a ~rite and a read from nl to t.Tite and to verify the write 
operation. Thus to change only one location, simply enter the value and hit 
return. But in order to create an interactive modify environment, there are 
other options after (or even before) typing in the new value. Entering S 
will skip that location and allot~s the user to go on to the next location. 
Entering Q will perform a quick exit without writing to the current loca-
tion. Enterir~ a space without entering any data will hTite a zero to that 
l~~ation. In summary, 
1. s~~ce: write a value (if any, otherwise a zero) to current location and 
go on to the next location. 
2. S: skip this location and go on to the next location. 
3. Q: quit quickly and ignore any changes to the current location. 
~. Return: hTite the current value and exit. 
R~ample: ~.B 200000 modify bytes starting at 200000 
C3.3 BLOCK Command 
The formal synta"< of this command is, 
Block nl n2 n3 
where nl is the beginning source address, n2 is the ending source address, 
and n3 is the beginning destination address. This command will copy n2-nl 
b~~es of memory from nl to n3 in bytes. There is no extension for this 
command because it is not necessary (all memory locations ~ill repond to a 
b:-r-te transfer but not all may respond to words or long words l. It should be 
noted that the contents of n2 will not be copied. Only those locations up 
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to n2-1 i-<ill be copied. 
E:'ample: B 0 100 200000 ;copy locations 0 through FF starting at 200000. 
C3.4 REGISTER MODIFY Command 
The formal S)~tax of this command is, 
[R]Modify {n} value 
w-here [R] is any one of S,P,D,A, n is register number h'here applicable, and 
\·alue is the new value. This com:na.nd is used to modify all registers of the 
68000 processor used in the user program. This has no effect on the regis-
ters used b;· the monitor. At any time t.:hen the user program is running, the 
registers can be modified. S is for the status register, P is for the 
program co1mter, D 1s for data registers, A is for the address registers . 
. :\n extreme caution must be exercised t-•hen changing the system b:-·te of the 
status regsi ter, especially the supervisor bit and the trace bit. This 
monitor is designed such that the user program executes out of supervisor 
mcde . If the supervisor bit is ever turned off, the monitor will switch to 
the user stack pointer ~,o,·hich contains nonsense unless initialized, and the 
system h'ill most certainl:'-'· crash. The trace bit can be set manually to da a 
trace, but this is pointless since this monitor has a trace command. 
Examples: SM 270-i ;'~Ti te 2704 to the status register 
~ 200000 ;write 200000 to the program counter 
DM 3 FFFFFFFF ; t.Tite FFFFFFFF to D3 
A't 2 100 ; wTi te 100 to A2 
.-\s a closing note for this command, all values are taken to be of lor.g 
type. Thus A"l 2 100 will actually write 00000100 to A2. 
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C3.5 REGISTER DISPLAY Command 
The formal syntax of this command is, 
[R]Display {n} 
l<.-here [R] is any one of S,P,D, or A, and n is the register number Hhere 
applicable. See C3.4 for a description of [R) and {n} specifiers. This 





C3.6 DISPLAY ALL Command 
The formal syntax for this command is, 
DAll 
This comma!·1d is used to display all data and address registers. 
C3.7 SETBREAK Command 
The formal syntax for this command is, 
SBreak value 
;.;here value is the address w-here the breakpoint is to be inserted. This 
command is used to insert breakpoints into the user program. The number of 
breakpoints allowed is arbitrary and is set to 10 for the I~G. The proces-
sor will stop executing the program at one instruction before where the 
breakpoint is inserted. This is very useful in debugging programs. 
Example SB 200100 ;set breakpoint at 200100 
C3.8 DISPLAYBREAK Command 
The forma] syntax of this command is, 
DBreak 
This command is used to display all the breakpoints set thus far. 
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E:~ample DB ;display all breah-points 
C3.9 REMOVEBREAK Command 
The fonna.l syntax of this corrunand is, 
RBreak [value] 
where value is either the address of the particular breakpoint to be re-
moved, or 0 if all breakpoints are to be removed. This conunand is used to 
selectively remove breakpoints or remove them all. 
Example RB 200100 
RBO 
;remove breakpoint at 200100 
;remove all breakpoints 
C3.10 DOWNLOAD Command 
The formal sJntax of this corrunand is, 
OOwnloa.d 
This command is used to download the user program from a host machine in 
:1otorola S record format. SO,S1,S2,S3 and S9 records are recognized. wben 
this command is invoked, the monitor will display READY TO oow:-.;"LOAD, then 
either switch the serial port to the host machine (the monitor is glitch 
protected) or use an intellegent terminal to send the program over the 
serial port. After the transmission is completed, switch baclt to the ter-
minal and hit X. The control will be returned to the monitor command 
processor. 
Example 00 ;do~nload code from host machine 
\'ote: Care must be taken to make sure that the program is going into the 
R~~ area. (S records specify the destination address) If the code is des-
tinPd for an:-••here else, the system will crash. 
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C3.11 EXECUTE Command 
The fonnal synta-x of this command is, 
Execute {n} 
where n is the optional address of the user program entry point. If n is 
not specified, then the user program will execute at l~hatever the current 
value of PC is. If any breakpoints are set, then the program will break at 
those breakpoints. Thus, if real time execution is desired with no monitor 
intervention, use the RB 0 command to remove all breah-points before 
invoking this command. 
Example E 200000 ;execute starting at 200000 
~ate : There are two ways to pass the control back to the monitor. One is a 
RETlli~ instruc tion at the end of the program. This is the normal ~ay to get 
back t o the monitor. The other way is through exceptions such as a break-
po i nt, a fatal error, e.g., bus error during execution, or ~~I interrupt 
(software abort). 
C3.12 TRACE Command 
The f ormal syntax of this command is, 
Trace {n} 
' 'here n is an optional address of instruction to be traced. This cormna.nd is 
used to trace one instruction in the user program. If the address is not 
specified, then the instruction ~·here the PC points to Hill be traced. The 
control will be passed back to the monitor after executing one instruction . 
The PC l•ill be updated t o the next instruction, thus it is possible to 
continuously trace through a section of c ode by a series of Trace commands. 
~~ample T 200 100 ;trace one instruction at 200100 
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C3.13 MENU Command 
The formal synta-x of this command is, 
MEnu 
This command is used to display the list of all the commands of the moni-
tor. 
E.xample ;display the list of commands 
C3.14 CAPTURE Command 
The fonna.l syntax of this command is, 
Capture 
This command is used to capture the ~~~TIBUS mastership. This command is 
T~B specific, and should be deleted for use on other machines. This allows 
the particular I~~ processor board to capture the MULTIBVS. It is a pas-
sive tal~eover, and will be stuclt in an infinite loop until the other 
processor releases control. 
E.-xample C ; capture the bus 
C3.15 RELEASE Command 
The formal synta."< of this command is, 
RElease 
This is a companion command to the CAPTURE Command and is used to release 
the MU~TIBUS mastership. If the processor is not already a master, then 
this command has no effect. This is also an IG-~ specific command and 
should be deleted for other machines. 
Example RE ;release the bus 
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C4. Modifications for Other Systems 
In the beginning of the source code of the monitor is a section that 
contains device and other feature EQUATEs that can be changed to fit the 
needs of systems other than IGMS. Constants RA~TR and RAMEND indicate 
where the RAM is. RAl'tsTR is the beginning address of RAM and RA'1END is the 
ending address of RAM. RA'1END must be an odd address (and should be on . most 
systems! ) or else the program will not run at all (stack pointer will point 
to an odd address and double bus fault will result upon first stack 
operation). There are t~o versions of the monitor running in the IGMS, 
because the two processor boards are slightly different. The MCMSU board 
has six 6850 ACIAs for serial ports, of which number 6 is dedicated for the 
terminal . Thus GEfB and PL'TB, which get a byte from and put a byte to the 
seria l ports, respectively, use symbols ACIA6S for status register and 
.ACTA6D for data register. Thus changing these s:r'l!lbols Hill work for systems 
tha t have a 6850 for serial interface. The other processor board in the 
IC?~, called SGC, uses 68681 DVART chip for serial interface. Thus systems 
using this chip should install the monitor written for the SGU and change 
the base address of the Dl'ART chip as needed. If any other serial interface 
chips are used, then the user must provide new PU~ and GETB as well as new 
I~IT_UART routines. The module interface for these routines is described in 
the source listing of the monitor. Finally, the interrupt vectors should be 
changed as needed. As pointed out before, some part of RA:'1 should be 
dedicated for a jump table for various ISRs. 
